


ALICE




ITS Slow Control




ITS readout slow control actual implementation




Physical transfer layers overview – maximum theoretical **payload** and **capacity**




SWT Protocol CURRENT implementation – theoretical maximum **payload** and rates for different basic operations



Writing to RU register with CURRENT implementation



Reading from RU register with CURRENT implementation



Actual writing to ALPIDE single register with CURRENT implementation



Write ALPIDE register
 *SWT WR [31:5 +4:0] mask (opt.)
 SWT WR 0 [31:16+15:0] reg. add.
 SWT WR 1 [31:16+15:0] reg. val.
 SWT WR 2 [31:16+15:0] opCD + chID
 3 × 3 = 9 BAR access
 Repetition rate = 278 k/s
 Actual payload rate: 4.44 Mb/s

3.6 μs

Downlink GBT (3 clock cycle)
 *GBT [79:5 + 4:0] mask (optional)
 GBT 0 [79:16 + 15:0] reg. add.
 GBT 1 [79:16 + 15:0] reg. val.
 GBT 2 [79:16 + 15:0] opCD + chID
 Repetition rate: 13.3 M/s
 Actual payload rate: 213 Mb/s

75 ns


WBT (27 clock cycle)
 *WB WR [4:0] mask (optional)
 WB WR 0 [15:0] reg. add.
 WB WR 1 [15:0] reg. val.
 WB WR 2 [15:0] opcode + chip ID
 Repetition rate: 5.93 M/s
 Actual payload rate: 94.8 Mb/s

168.75 ns


ALPIDE WRITE
 60 bit in total @ 40 MHz
 WR OPCODE [8:0]+2
 WR chip ID [8:0]+2
 WR reg. add. [15:8]+2
 WR reg. add. [7:0]+2
 WR reg. val. [15:8]+2
 WR reg. val. [7:0]+2
 Repetition rate: 667 k/s
 Actual payload rate: 10.7 Mb/s


1.5 μs

Actual **writing** to ALPIDE OPCODE (TRIGGER, PULSE, BCRST, etc.)




Actual reading from ALPIDE single register with CURRENT implementation





ITS readout slow control FIRMWARE download


Firmware download through GBT-XCKU060-PA3 (fast, non rad-hard)






ITS readout slow control ALPIDE operations

Masking pixels, without check (no read, 20 pixel per sensor)






1 RU	8 RU in series
1 reg/chip	1 reg/chip
IB: 76.2 μs	IB: 609.3 μs
MB: 952.6 μs	MB: 7.6 ms
OB: 1.7 ms	OB: 13.3 ms
60 reg/chip	60 reg/chip
IB: 4.6 ms	IB: 37 ms
MB: 56.9 ms	MB: 455 ms
OB: 99.5 ms	OB: 796 ms

NOTE: Max 1024 SWT downlink in a burst if $f_{\text{SWT}} > f_{\text{WBT}}$

Abort gap summary (Simon's data)


- 1 abort gap: $119 \times 25 \text{ ns} = \underline{2.975 \mu\text{s}}$
- LHC orbit: 11.2455 kHz, 2 abort gap per orbit
- Abort gap frequency: $\approx 22.5 \text{ kHz}$
- Abort gap availability: **66.91 ms/s** (6.7%)



Two registers per orbit (Simon's data)

- 22.5 kReg / s
- **Payload** (reg. value + status):
 $32 \text{ bit} \times 22.5 \text{ kHz} = \underline{0.72 \text{ Mb/s}}$





Backup / old



SWT Protocol CURRENT implementation – theoretical maximum **payload** rates

Single SWT write downlink (5 BAR access)

WR SWT [75:64]
 WR SWT [63:32]
 WR SWT [31:0]
 WR send request
 WR reset request

Payload rate:
 0.5 MSWT/s
16 Mb/s

Downlink (1 clock cycle)
 GBT word with 32 bit SWT payload
 [79:76] SWT id
 [75:32] unused
 [31:0] WBT
 Payload rate: 40 MSWT/s = **1.28 Gb/s**

Single SWT read uplink (11 BAR access)

Write read request (1 SWT write, 5 BAR)
 WR SWT [75:64]
 WR SWT [63:32]
 WR SWT [31:0]
 WR send request
 WR reset request

Uplink (1 clock cycle)
 GBT word with 32 bit SWT payload
 [79:76] SWT id
 [75:32] unused
 [31:0] WBT
 Payload rate: 40 MSWT/s = **1.28 Gb/s**

Poll the data back (6 BAR access)

RD check status
 WR read request
 WR reset request
 RD SWT [79:64]
 RD SWT [63:32]
 RD SWT [31:0]

Payload rate:
 0.23 MSWT/s
7.3 Mb/s

Downlink (2 clock cycle)
 WBT word with 16 bit payload
 [31:16] WBT (address + w/r)
 [15:0] WBT (data, payload)
 Payload rate: 80 MWBT/s = **1.28 Gb/s**

Uplink (2 clock cycle)
 WBT word with 16 bit payload
 [31:16] WBT (address + w/r)
 [15:0] WBT (data, payload)
 Payload rate: 80 MSWT/s = **1.28 Gb/s**

ALPIDE downlink (write to register)

WR opcode [8:0]+2
 WR chip ID [8:0]+2
 WR reg. add. [15:8]+2
 WR reg. add. [7:0]+2
 WR reg. val. [15:8]+2
 WR reg. val. [7:0]+2

60 bit
 Time: 1.5 μ s
 Payload rate:
 667 k/s
10.7 Mb/s

ALPIDE uplink (read from register)

WR opcode [8:0]+2
 WR chip ID [8:0]+2
 WR reg. add. [15:8]+2
 WR reg. add. [7:0]+2
 IDL master [5 bit prd.]
 Bus trnd. [5 bit prd.]
 IDL slave [5 bit prd.]
 RD chip id [7:0]+2
 RD reg. val. [15:8]+2
 RD reg. val. [7:0]+2
 Extr. idle [5 bit prd.]
 IDL slave [5 bit prd.]
 Bus trnd. [5 bit prd.]
 IDL master [5 bit prd.]

105 bit
 Time: 2.625 μ s
 Payload rate:
 378 k/s
6.0 Mb/s



SWT Protocol SMART implementation – theoretical maximum **payload** rates

Single SWT write downlink (3 BAR access)
 WR SWT [31:0]
 WR send request
 WR reset request

Max rate:
 0.83 MSWT/s
26.7 Mb/s

Single SWT read uplink (6 BAR access)
 WR SWT [31:0]
 WR send request
 WR reset request
 WR
 RD check status
 RD SWT [31:0]

Max rate:
 0.42 MSWT/s
13.3 Mb/s

Downlink (1 clock cycle)
 GBT word with 32 bit SWT payload
 [79:32] unused & [31:0] SWT
 Max rate: 40 MSWT/s = **1.28 Gb/s**

Uplink (1 clock cycle)
 GBT word with 32 bit SWT payload
 [79:32] unused & [31:0] SWT
 Max rate: 40 MSWT/s = **1.28 Gb/s**

Downlink (2 clock cycle)
 WBT word with 16 bit payload
 [15:0] WBT
 Payload rate: 80 MWBT/s = **1.28 Gb/s**

Uplink(2 clock cycle)
 WBT word with 16 bit payload
 [15:0] WBT
 Max rate: 80 MWBT/s = **1.28 Gb/s**

ALPIDE downlink (write to register)
 60 bit transaction, **1.5 μs**
 Max rate: 667 kreg/s = **10.7 Mb/s**

ALPIDE uplink (read from register)
 105 bit transaction, **2.625 μs**
 Max rate: 378 k/s = **6.0 Mb/s**

SWT Protocol OPTIMAL implementation (requires modification the CRU FPGA design) – theoretical maximum **payload** rates

Single SWT write downlink (1 BAR access)
 WR SWT [31:0]

Max rate:
 2.5 MSWT/s
80 Mb/s

Single SWT read uplink (2 BAR access)
 RD check status
 RD SWT [31:0]

Max rate:
 1.25 MSWT/s
40 Mb/s

Downlink (1 clock cycle)
 GBT word with 32 bit SWT payload
 [79:32] unused & [31:0] SWT
 Max rate: 40 MSWT/s = **1.28 Gb/s**

Uplink (1 clock cycle)
 GBT word with 32 bit SWT payload
 [79:32] unused & [31:0] SWT
 Max rate: 40 MSWT/s = **1.28 Gb/s**

Downlink (2 clock cycle)
 WBT word with 16 bit payload
 [15:0] WBT
 Payload rate: 80 MWBT/s = **1.28 Gb/s**

Uplink(2 clock cycle)
 WBT word with 16 bit payload
 [15:0] WBT
 Max rate: 80 MWBT/s = **1.28 Gb/s**

ALPIDE downlink (write to register)
 60 bit transaction, **1.5 μs**
 Max rate: 667 kreg/s = **10.7 Mb/s**

ALPIDE uplink (read from register)
 105 bit transaction, **2.625 μs**
 Max rate: 378 k/s = **6.0 Mb/s**