

2

3

# **ATLAS NOTE**

ATLAS-INT-2017-XXX

March 19, 2018



Draft version 0.84

# **FELIX User Manual**

ATLAS FELIX Group

 $\ensuremath{\textcircled{}}$  0 2018 CERN for the benefit of the ATLAS Collaboration.

<sup>4</sup> Reproduction of this article or parts of it is allowed as specified in the CC-BY-3.0 license.

5 Contents	
------------	--

6	1	Over	rview		7
7		1.1	7		
		<b>.</b> .			
8	2	Intro	oductio	n to FELIX	8
9		2.1	FELIX	Variants and Functionality	8
10			2.1.1	Gigabit Transceiver (GBT) and the versatile Link	8
11			2.1.2	FULL Mode	8
12			2.1.3	Propagation of ATLAS TTC Information	9
13	3	Hare	dware F	Requirements and Setup	10
14		3.1	Recom	nmended Hardware Platforms	10
15			3.1.1	FPGA I/O Hardware: VC-709	10
16			3.1.2	FPGA I/O Hardware: BNL-711	10
17			3.1.3	FELIX Host Systems	10
18		3.2	Installa	ation of VC-709	11
19		3.3	Installa	ation of BNL-711	11
20		3.4	Conne	cting to an existing TTC system	12
21			3.4.1	VC-709 Only: TTCfx V3 Overview and Installation	12
22			3.4.2	Connecting TTC and BUSY	12
23		3.5	Config	uring FELIX Clock	13
24			3.5.1	Clock Source Selection	13
25			3.5.2	TTC Clock Recovery: ADN2814	14
26			3.5.3	Clock Jitter Cleaning	14
27		3.6	Conne	cting and Initialising Optical Links	15
28			3.6.1	Physical Link Layer Status: VC-709	15
29			3.6.2	Physical Link Layer Status: BNL-711	15
30			3.6.3	Logical Link Layer Initialisation	16
31	4	Firm	ware R	Releases and Programming	17
32		4.1	Firmw	are Distribution Protocol	17
33			4.1.1	Release Announcements	17
34			4.1.2	Firmware Distribution Site	17
35		4.2	Firmw	are Programming	17
36			4.2.1	JTAG Connectivity	17
37			4.2.2	Setting up the Vivado <sup>™</sup> Suite	18
38			4.2.3	Programming the FPGA Directly	19
39			4.2.4	Programming the FLASH ROM (VC-709)	21
40			4.2.5	Programming the FLASH ROM (BNL-711)	21
41			4.2.6	Enabling new FPGA Configuration	24
42				4.2.6.1 PCIe hotplug procedure	24
43	5	Soft	ware Di	istribution and Installation	25
44		5.1	Softwa	are Distribution Protocol	25
45			5.1.1	Pre-requisites	25
46			5.1.2	Release Announcements	25

47			5.1.3	Release I	Distribution Site	25
48				5.1.3.1	FELIX Driver	25
49				5.1.3.2	FELIX Software Suite	25
50		5.2	Softwa	re Installa	tion Instructions	26
51			5.2.1	Driver R	PM Installation Instructions	26
52				5.2.1.1	DKMS	26
53				5.2.1.2	Removal of Existing Driver Installations	26
54				5.2.1.3	Installation of New Driver	26
55			5.2.2	Installati	on of FELIX Software Suite	27
56	6	Basi	c Tools			28
57		6.1	E-link	Configura	tion with elinkconfig	28
58			6.1.1	Global P	anel	28
59				6.1.1.1	Data Path Fan Out Selectors: TH_FO and FH_FO	30
60				6.1.1.2	Data Timeout Control Dialog	32
61				6.1.1.3	Clock Source Selector Dialog	33
62			6.1.2	To-Host	Panel	33
63			6.1.3	From-Ho	st Panel	34
64			6.1.4	Link and	Data Generator Configuration Upload Dialog	35
65			6.1.5	Guide to	Valid E-link Configurations	35
66			6.1.6	Guide to	common configuration tasks	38
67				6.1.6.1	Working with E-link configurations stored in files	38
68				6.1.6.2	Modifying the existing E-link configuration on a FELIX card without a	
69					file	38
70				6.1.6.3	Configure L1AInfo E-links to host	39
71				6.1.6.4	Configure TTC E-links from host	39
72				6.1.6.5	Configure SCA E-links to/from host	40
73		6.2	Low L	evel Tools	(System Status Monitoring & Control)	40
74			6.2.1	flx-info		40
75			6.2.2	flx-config		41
76			6.2.3	flx-init		42
77			6.2.4	flx-reset		42
78			6.2.5	flx-monit	or	43
79		6.3	Dataflo	ow from Fi	ont-end via FELIX to FELIX host PC	43
80			6.3.1	fdaq		43
81				6.3.1.1	Running DAQ Test with External Data Source	44
82				6.3.1.2	Running DAQ Test with Internal Data Generation	45
83		6.4	Dataflo	ow from Fl	ELIX Host PC to Front-end Systems via FELIX	45
84			6.4.1	fupload		45
85		6.5	FELIX	Configura	ation Tools	45
86			6.5.1	felink		45
87				6.5.1.1	Finding E-link ID from GBT/E-group/E-path of GBT/Bit address/width	46
88			6.5.2	fereverse		47
89			6.5.3	fgpolar		48
90			6.5.4	feconf		49
91			6.5.5	femu		50
92			6.5.6	feto		50

134		A.1	Tuning a TTC system	73			
133	A	Setti	ing up a TTC System for use with FELIX	71			
132	Aŗ	openo	lices	70			
131			8.2.3 Frequently Asked Questions	69			
130			8.2.2 Examples of Design Best Practice based on Current Experience	67			
129			8.2.1 Known Technical Requirements for FELIX Communication	67			
128		8.2	General Hints and Tips	67			
127			8.1.3.2 Protocol Tests	67			
126			8.1.3.1 Link Layer Tests	67			
125			8.1.3 FULL Mode Test Modules	67			
124			8.1.2.2 GBTx	66			
123			8.1.2.1 GBT-FPGA	66			
122			8.1.2 GBT Test Modules	66			
121			8.1.1 Downloading Firmware Source	66			
120		8.1	FELIX Firmware Modules for Front-end Users	66			
119	8	Reso	ources for Front-End Developers	66			
118			7.8.1 Using the FelixCore event tracing framework	64			
117		7.8	Debugging	64			
116		7.7 Discovering E-links with the FELIX BUS system					
115		7.6	Connecting to a felixcore instance using FATCAT	63			
114		7.5	.5 Connecting to a felixcore instance using NetIO tools				
113			7.4.2 Tests with an FLX Card	62			
112			7.4.1 Tests without an FLX Card	62			
111		7.4	FelixCore Examples	62			
110			7.3.2.2 Usage	60			
109			7.3.2.1 Compilation	59			
102			7.3.2 Monitoring with felix-web-mon	59			
105		1.5	7.3.1 FelixCore Native Monitoring	59			
105		7.2 7.2	Monitoring	50			
104		1.1 7.2	Configuration	57 57			
103	7		Core Application and NetlO	57			
	_	E P					
102			6.7.2 fgconf	55			
100		0.7	671 fic	54			
99		67	Remote Hardware Command and Configuration Tools	54			
98			6.6.5 followback	53			
97			6.0.3 Iec	52			
96			6.6.2 fedump	52			
95			6.6.1 fcheck	52			
94		6.6	General Debugging Tools	52			
93			6.5.7 fflash	51			

135		A.2	Guide to TTC Channel B	75
136			A.2.1 B channel decoding firmware	77
137			A.2.2 Channel B decoding software	77
138		A.3	Useful documents	77
139	B	BNI	-711 Technical Information	78
140		<b>B</b> .1	User Jumper Map and Functional Specification	78
141			B.1.1 J1	79
142			B.1.2 J2	79
143			B.1.3 J8	79
144			B.1.4 JMP1	79
145		<b>B</b> .2	JMP2	80
146			B.2.1 JMP3	80
147			B.2.2 JMPR1 & JMPR2	80
148		<b>B</b> .3	MiniPOD Connectivity Map	81
149	С	Guio	le to FELIX Data Structures	82
150	D	Guio	le to Using FELIX with GBT-SCA	84
151		<b>D</b> .1	Introduction	84
152		D.2	Typical test setup	84
153		D.3	Operation to set up an SCA e-link	85
154		D.4	Low level operations with fec tools to configure and establish basic communication	85
155		D.5	The integrated production system – Introduction	86
156		D.6	The SCA software (SCA-SW), its demonstrators and the OPC-UA SCA Server	88
157			D.6.1 SCA-SW library	88
158			D.6.2 SCA OPC-UA server	90
159		D.7	References	91

# **Revision History**

Revision	Date	Author(s)	Description
0.84	19-03-2018	L. Levinson	Clearer word-oriented format for L1AInfo, Figure 30.
0.83	06-03-2018	W. Panduro Vazquez	Fix TTC endianness (to little endian).
0.82	20-02-2018	L. Levinson	Review of SCA documentation.
0.81	15-02-2018	W. Panduro Vazquez	Updates to TTC and BNL-711 appendices, fix broken link
			to LAr user experience doc for TTC.
0.8	09-02-2018	W. Panduro Vazquez	Integrate flx-mon docs, TTC B-channel docs, updates to
			software for new release.
0.71	22-11-2017	L. Levinson	Correct GBT 8b/10b mode to "not implemented".
0.7	11-11-2017	W. Panduro Vazquez	Add SCA and TTC appendices, general review
0.63	26-10-2017	J. Schumacher	Add debugging instructions for FelixCore.
0.62	08-09-2017	L. Levinson	Update TTC appendix.
0.61	08-09-2017	W. Panduro Vazquez	Implement review comments and update software de- scriptions.
0.60	08-07-2017	W. Panduro Vazquez	Major update - material on BNL-711 and FULL mode,
			rewrite of TTC and clock setup, update to ftools.
0.54	08-05-2017	J. Schumacher	Add FelixBus chapter content.
0.53	26-07-2017	L. Levinson	Added TTC item to section: Guide for Front end design-
			ers.
0.52	26-07-2017	L. Levinson	Added section: Guide for Front end designers.
0.51	06-04-2017	W. Panduro Vazquez	Update firmware distribution details, other minor fixes.
0.50	06-04-2017	J. Schumacher	Add Felixcore chapter content.
0.40	28-02-2017	W. Panduro Vazquez	Overhaul release distribution information and contact in- formation.
0.34	20-01-2017	W. Panduro Vazquez	Minor tweaks and bug fixes.
0.33	19-01-2017	W. Panduro Vazquez	Modify VC-709 USB programming instructions.
0.32	30-11-2016	L. Levinson	Added details on the SMA cables for the TTCfx and on
			the TTCvx connection.
0.31	28-11-2016	J. Vermeulen	Small corrections, capitals in file names of figures now
			consistent with actual filenames, typesetting under Linux
0.2	10 11 2016		now OK
0.3	10-11-2016	w. Panduro vazquez	Integrate I IC guide as an appendix, continue filling in
			basic tools guide, expand and organise content of user
0.2	00 11 2016	W Donduro Vozauoz	More detail to hardware guide, added firmware program
0.2	09-11-2010	w.ranuuro vazquez	ming guide
0.1	08-11-2016	W Panduro Vazquez	Added driver and software guide
0.1	26-10-2016	W Panduro Vazquez	created
0.0	20-10-2010	w. I anduro vazquez	cicalcu

# 161 **1 Overview**

This document is intended to support all users of the Phase-I FELIX readout infrastructure with installation, maintenance and operation of their system. The document covers all aspects of the FELIX system from recommended hardware to firmware and driver installation and maintenance. Finally the full suite of FELIX software will be presented, including useful test tools leading up to the primary 'FelixCore' dataflow application which is intended to form the backbone of all data taking sessions. For more information users should consult the following locations for updates:

- 168 The FELIX users mailing list:
- 169 atlas-tdaq-felix-users@cern.ch
- <sup>170</sup> The FELIX Project Website:
- 171 https://atlas-project-felix.web.cern.ch/atlas-project-felix
- <sup>172</sup> The FELIX release distribution site:
- https://atlas-project-felix.web.cern.ch/atlas-project-felix/user/dist/
- <sup>174</sup> User support requests from users to the FELIX team should be made via the dedicated JIRA project:
- https://its.cern.ch/jira/projects/FLXUSERS

176 Note: User support via SharePoint has been discontinued. Please report any broken links of obsolete

material to help improve the overall quality of our documentation

#### 178 **1.1 Document Compatibility**

This document is continuously evolving alongside FELIX firmware and software. The table below will
 keep track of the versions of each which should be considered covered by a given version of this manual.

Manual Version	GBT F/W Revision	FULL Mode F/W Revision	Software Release
0.8+	5317+	5327/5168	3.9.1
0.7	5317+	5327/5168	3.8.1
0.61	5317	5327	3.8
0.6	5214	N/A	3.7
< 0.6	4400, 4500	N/A	3.4.2

# **181 2** Introduction to FELIX

FELIX is a new detector readout component being developed as part of the ATLAS upgrade effort. 182 FELIX is designed to act as a data router, receiving packets from detector front-end electronics and 183 send it to programmable peers on a commodity high bandwidth network. Whereas previous detector 184 readout implementations relied on diverse custom hardware platforms, the idea behind FELIX is to 185 unify all readout across one well supported and flexible platform. Rather than the previous hardware 186 implementations, detector data processing will instead be implemented in software hosted by commodity 187 server systems subscribed to FELIX data. From a network perspective FELIX is designed to be flexible 188 enough to support multiple technologies, including Ethernet and Infiniband. Given the general purpose 189 nature of the FELIX effort, the system has also been adopted by several non-ATLAS projects. This 190 document is therefore targetted at users both within and outside of the ATLAS upgrade effort. 191

### 192 2.1 FELIX Variants and Functionality

FELIX supports two different link protocols for the transfer of data to and from front-end peers. Each is supported by the same hardware platform, with separate firmware revisions both based on the same core modules.

#### <sup>196</sup> **2.1.1** Gigabit Transceiver (GBT) and the Versatile Link

The Gigabit Transceiver (GBT) chipset and associated technologies were developed as part of CERN's Radiation Hard Optical Link Project [1]. The goal was to develop a radiation hard bi-directional link for use in LHC upgrade projects. GBT provides an interface an optical connectivity technology known as the Versatile link [2], which provides high bandwidth and radiation hard transport of data between GBT end points.

The GBT transmission protocol is designed to aggregate multiple lower bandwidth links from front-end electronics components into one radiation hard high bandwidth data link (running at up to 5 Gb/s). The logical lower bandwidth links which make up a GBT link are known as E-links. The details of how E-links

<sup>205</sup> are supported within the FELIX project are discussed in Section 6.1.5 of this document.

The GBT protocol has been implemented both in dedicated hardware (e.g. the GBTx chip [3]) as well as directly on FPGA platforms, the latter of which has been built on for use by the FELIX project [4].

#### 208 2.1.2 FULL Mode

Within the context of the ATLAS upgrade (and subsequently externally) a requirement arose for a higher bandwidth data link from detector to FELIX than was possible with GBT, which has to support radiation hardness. These newer clients did not require radiation hardness, and were able to support a protocol which could be implemented in FPGAs on both sides of the link. The resulting development is known as 'FULL mode' [5], referring to full bandwidth.

The FULL mode protocol is a implemented as a single wide data stream with no handshaking or logical substructure (i.e. no E-links). The reduced constraints mean that FULL mode links can operate at a line

transmission rate of 9.6 Gb/s, which accounting for 8b10b encoding means a maximum user payload of 216 7.68 Gb/s. 217

Note that FULL mode in FELIX is currently only implemented in the from detector to FELIX direction, 218

as there are currently no requirements for the to detector direction. FELIX FULL mode variants therefore 219

implement to detector links with the GBT protocol, as this is sufficient for the required payloads. 220

#### 2.1.3 Propagation of ATLAS TTC Information 221

As well as transferring data to and from front-ends, FELIX is also required to interface with the ATLAS 222 Timing, Trigger and Control (TTC) system. FELIX must provide TTC information both to the front-ends 223 at full granularity, and to network peers in a reduced form. The propagation of TTC information to the 224

front-end is performed via dedicated E-links. 225

# 226 3 Hardware Requirements and Setup

### 227 3.1 Recommended Hardware Platforms

#### 228 3.1.1 FPGA I/O Hardware: VC-709

The hardware platform recommended for FELIX operation in detector test stands is based on the Xilinx<sup>®</sup> VC-709 Connectivity Kit [6]. This platform provides 4 optical transceivers compatible with both GBT

and 'full mode' operation as well as a Xilinx<sup>®</sup> Virtex<sup>®</sup>-7 series FPGA and 8-lane PCIe Gen 3.0 interface.

<sup>232</sup> The TTC interface for the system is provided by the TTCfx v3 FMC mezzanine card. An image of the

<sup>233</sup> VC-709 board and guide to features is presented in Figure 1.



Figure 1: The VC-709 development board.

#### 234 3.1.2 FPGA I/O Hardware: BNL-711

The hardware platform currently under development for the final FELIX implementation in Phase-I is a 235 custom interface board designed by BNL, known as the BNL-711. The BNL-711 hosts a Xilinx<sup>®</sup> Kintex<sup>®</sup> 236 UltraScale FPGA on a board capable of supporting 48 high speed optical links via MiniPOD transceivers, 237 with a 16-lane PCIe Gen 3.0 interface. On-board clock jitter cleaning and TTC circuitry mean that no 238 mezzanine attachment is required to connect with ATLAS clock and control systems. An image of the 239 BNL-711 and its key features are presented in Figure 2. While the board is still under active development, 240 prototype versions are available to detector test stands for commissioning and integration. Please contact 241 the FELIX group for more information. 242

#### 243 3.1.3 FELIX Host Systems

The current recommended hardware platform for a VC-709 FELIX system is based on the Supermicro<sup>®</sup>

X10SRA-F motherboard [7]. The system should be populated with at least 32 GB of DDR4 RAM and



Figure 2: The BNL-711 V1.5 board.

an Intel<sup>®</sup> Xeon<sup>TM</sup> E5 family CPU (v3 or v4) with at least six real cores. Please see the motherboard manufacturer specification for more details.

### **3.2 Installation of VC-709**

For full details regarding the VC-709 please consult the manual provided with your equipment. In terms of installing the card into a FELIX system please follow the following guidelines. The VC-709 should be installed into an 8-lane or 16-lane Gen 3 PCIe slot on the host motherboard, taking into account the need for clearance on all sides. The board must be connected to power from the system's internal ATA power supply via a custom Molex adapter provided with the board. The power socket on the board is shown on the upper right hand corner of Figure 1, labelled '12V Power'. Ensure that the power switch, just above the socket, is switched to the on position.

The FPGA aboard the VC-709 is configured via an on-board JTAG programmer, which can be connected to a mini-USB cable with the 'USB JTAG Interface' on the top left of Figure 1. A right angled mini-USB connector is recommended to minimise obstruction of the hosts case lid, although a straight cable is provided for free with your kit. Note that this has currently only been tested for USB2, which is the recommended interface. In order to be able to program the card please connect it to a convenient USB port on your host machine, or to another machine which you wish to use as a programming server. Finally, ensure that the link transceivers are safely inserted into the on-board cages.

#### **3.3 Installation of BNL-711**

The BNL-711 should be installed in a 16-lane Gen 3 PCIe slot on the host motherboard. The board must be connected to power from the system's internal ATA power supply via an 8-pin Molex adapter (of the type commonly used for graphics cards). Note that the board does not support use of Xilinx power connectors.

<sup>268</sup> The BNL-711 provides a JTAG connector to which programmers can be connected for FPGA configuration.

The Digilent®HS2 programmer is recommended for this purpose. Aboard the BNL-711 are a series of

<sup>270</sup> jumpers to permit users to reconfigure various I/O properties of the board. For a full specification of these

<sup>271</sup> please consult Appendix **B**.

#### 272 **3.4 Connecting to an existing TTC system**

This section is only relevant to users who wish to connect their FELIX system to a ATLAS TTC infrastructure. Other users should skip this section and proceed directly to clock configuration.

#### 275 3.4.1 VC-709 Only: TTCfx V3 Overview and Installation

For VC-709 systems the TTCfx mezzanine card [8] is designed to connect your FELIX card to the ATLAS TTC system as used throughout Run 1-3 operations [9]. BNL-711 systems do not require this component as the same logic is implemented on the BNL-711 itself. The TTCfx is a small FMC mezzanine card, as shown in Figure 3, which can be attached to the VC-709 via the single FMC slot on-board (top left of Figure 1).



Figure 3: Image of a TTCfx V3 card.

<sup>281</sup> To complete the installation, you must then connect the P and N SMA GTH Reference Clock inputs on

the VC-709 (middle bottom of Figure 1) to the SMA connectors on the TTCfx V3 (P to P and N to N) via suitable SMA cables <sup>1</sup>.

The TTCfx mezzanine card requires no specific firmware programming, and should work out of the box once connected to a TTC peer and a software configuration script is run. More detail is provided in the next section.

#### 287 **3.4.2** Connecting TTC and BUSY

This section assumes you are connecting a TTCvx-based system to FELIX. Notes on setting up such a system are available in Appendix A. Once set up, connect a TTC output from the TTCvx to the TTCfx V3 using a Multi-Mode fibre with ST connectors. The connector on the TTCfx V3 end is visible in Figure 3, on the upper left hand side. On the BNL-711 the ST and LEMO connectors are located on the upper left part of the board, as shown in Figure 2.

<sup>293</sup> Finally, use a LEMO connector to connect the TTCfx V3 or BNL-711 to a destination for BUSY signals

<sup>294</sup> (as per your use case). The connector on the TTCfx V3 is visible in Figure 3 on the upper right hand side.

<sup>295</sup> The BUSY signal is the ATLAS standard open-collector BUSY signal, but with a weak 24 Kohm pull-up

<sup>296</sup> to 1.8 V to allow viewing on a 'scope.

<sup>&</sup>lt;sup>1</sup> An example SMA cable is: http://eu.mouser.com/ProductDetail/Amphenol-RF/135103-01-0600/?qs= sGAEpiMZZMufBZYvsU/be%2bYZgfjb/mihYZ4wKp9N4jE=. The right angle side goes on the VC-709, to make the cable bending a bit more gentle. If you have space in your chassis, straight SMAs on both ends will do the job as well.

#### 297 **3.5 Configuring FELIX Clock**

This section assumes you have set up the FELIX software infrastructure as in Section 5. If you have not, then please do so before proceeding.

#### **300 3.5.1 Clock Source Selection**

FELIX requires a clock source in order to synchronise propagation of signals both within the FPGA and to external peers. The FELIX firmware supports the use of both a received clock from an external TTC source as well as an internally generated clock for users who don't need or have access to a such a system.

Note: older firmware revisions did not support this feature, so please ensure your version is labelled with CLKSELECT to ensure compatibility.

<sup>307</sup> To check your current clock selection, run the following command:

308 \$ flx-config get MMCM\_MAIN\_OSC\_SEL

A result of 0x1 indicates a system configured for TTC clock, while 0x0 indicates a local clock is in use. To change your clock selection run the following:

311 \$ flx-config set MMCM\_MAIN\_LCLK\_FORCE=0xN

For N = 0 or 1 as needed. It is also possible to select your clock source via the *elinkconfig* graphical tool. More information on this feature will be provided in Section 6.1.1.3.

Another way to view the overall clock status by running via the FELIX info tool, or flx-info. This can be run with no command line parameters to dump summary information for your board as follows:

- 316 \$ flx-info
- <sup>317</sup> Clock settings can then be viewed in the 'Clock Resources' section, as shown in Figure 4.

Clock resources	
Local clock in use Internal PLL Lock	: YES : YES
ADN2814 TTC Status:	ON

Figure 4: flx-info Clock Resources Output.

#### 318 3.5.2 TTC Clock Recovery: ADN2814

Should you wish to use a TTC clock source, you must next check that your FELIX board's ADN2814 clock recovery chip [10] is functioning correctly. Non-TTC users can skip this section.

The overall status of your ADN2814 is reported in the Clock resources report from flx-info as show in Figure 4. For more detail on the chip's status, run with the following extra parameter:

#### 323 \$ flx-info ADN2814

<sup>324</sup> If your chip is functioning correctly, and you have a TTC system connected, you should see output <sup>325</sup> matching Figure 5.

TTC Status: ON	
Loss of Signal Status:	0
Static Loss of Lock:	0
Loss of Lock Status:	0

Figure 5: flx-info ADN2814 status output.

<sup>326</sup> If the output differs (e.g. if you see a loss of lock reported) please check your connections before resetting <sup>327</sup> the ADN2814 using the following:

328 \$ flx-reset ADN2814

#### 329 **3.5.3** Clock Jitter Cleaning

Whether you are using an internal or external clock, the signal must be cleaned to minimise jitter and ensure stable performance. FELIX uses one of two dedicated chips for jitter cleaning depending on your clock source and hardware.

TTC clocks should be cleaned by the *Si5345* chip [11], which is hosted by the TTCfx V3 for VC-709 systems as well as on-board the BNL-711. Non-TTC clocks can also be cleaned by the Si5345, but for those who don't have a TTCfx V3 the VC-709 also hosts a different cleaning chip, the *Si5324* [12], which offers sufficient jitter correction for the non-TTC case.

Note: the Si5324 is currently only supported with a dedicated firmware build for those wishing to connect
 optical links to FELIX using the FULL mode protocol. Users of GBT must have a Si5345-based system.
 Should you wish to use the Si5324 please make sure to check the filename of the firmware tarball provided

on the FELIX firmware distribution site to ensure the name of the cleaner is present.

Whichever your use case, your FELIX card must be configured to the correct jitter cleaner in order to function correctly. This can be achieved using the flx-init command line application as follows

343 \$ flx-init -T <N>

For Si5324 use N = 1, for Si5345 use N = 2.

Note: you will have to redo this jitter cleaner initialisation step each time you change FELIX clock source to maintain normal operation.

<sup>347</sup> To check the status of your jitter cleaner, use the following command:

348 \$ flx-info <cleaner name>

#### **349 3.6** Connecting and Initialising Optical Links

Assuming you have set up your FELIX clocks specified above for your use case, set up the FELIX software environment as described in Section 5 and programmed the FPGA aboard your VC-709 or BNL-711 as described in Section 4 you are now nearly ready to attempt to connect the system to a peer via optical link using either GBT or FULL mode protocols.

The first step to bringing up your links is to connect your fibres to the transceivers aboard the VC-709 or BNL-711, ensuring not to place excessive strain on them. Once the connectors are properly seated, you can check the physical status of your links.

#### 357 3.6.1 Physical Link Layer Status: VC-709

In order to check the status of your physical connections for a VC-709 (which are SFP based) run the following:

360 \$ flx-info SFP

Look for the lines marked 'Link Status' in the output as per Figure 6

	1	2	3	4
Link Status	0k	0k	0k	0k

Figure 6: flx-info VC-709 SFP physical status output.

#### 362 3.6.2 Physical Link Layer Status: BNL-711

In order to check the status of your physical connections for a BNL-711 (which are MiniPOD based) run the following:

365 \$ flx-monitor POD

There will be many lines of output, but you should check the section labelled 'MiniPODs' as shown in Figure 7.

<sup>368</sup> If your physical link is working correctly you should see loss of latch status 'N' for the relevant MiniPOD,

where 814 corresponds to Tx and 824 to Rx PODs respectively. For a physical map of MiniPOD locations please consult Appendix B.

MiniPODs							
	1st 814	2nd 814	3rd 814	4th 814	1st 824	2nd 824	3rd 824   4th 824
Temperature [C]	44.9	42.6	46.2	48.4	42.3	39.5	43.7 44.4
3.3 VCC [V]	3.28	3.25	3.27	3.26	3.28	3.29	3.28 3.28
2.5 VCC [V]	2.41	2.43	2.42	2.42	2.42	2.44	2.41 2.43
LOS latched of	channel:   1st 814   2nd 814   3rd 814   4th 814   1st 824   2nd 824   3rd 824   4th 824	0   1   2 N   N   N Y   Y   Y Y   Y   Y Y   Y   Y N   Y   N Y   Y   Y Y   Y   Y Y   Y   Y Y   Y   Y	3   4    === === =   N   N   N   Y   Y     Y   Y     Y   Y     N   Y     Y   Y     Y   Y     Y   Y	5 6 7 N N N Y Y Y Y Y Y Y	8   9    === === =   N   N   N   Y   Y     Y   Y     Y   Y     Y   Y	10   11   N   N   Y   Y   Y   Y   Y   Y   Y   Y   Y   Y   Y   Y   Y   Y	

Figure 7: flx-monitor BNL-711 MiniPOD physical status output.

#### 3.6.3 Logical Link Layer Initialisation 371

Once you have established a successful physical connection, the next step depends on your choice of 372 logical protocol. If you are connecting with the FULL mode protocol your logical links should then come 373

up immediately. You should therefore be ready to attempt to transfer data to FELIX. 374

If you are connecting with GBT you will need to train the links to bring them up by running the following: 375

- \$ flx-init 376
- This should run reporting no errors. You can then print the status of your GBT links with: 377
- \$ flx-info GBT 378
- The results should match Figure 8. 379

GBT CHANNEL ALIGNMENT STATUS 0 1 2 3 - -Aligned | YES YES YES YES

Figure 8: flx-info GBT status output (VC-709 version, a BNL-711 can have up to 24 channels displayed).

If this looks correct your GBT links should now be fully operational. Before attempting to transfer 380

GBT data please ensure you have followed the guide in Section 6.1 for details on how to configure your 381 E-links.

382

# **4** Firmware Releases and Programming

#### **4.1 Firmware Distribution Protocol**

#### **4.1.1 Release Announcements**

<sup>386</sup> FELIX firmware (and software) releases will be announced on the following e-group:

387 atlas-tdaq-felix-users@cern.ch

Please subscribe to this group to stay up to date with the latest updates. All new releases will include a detailed change list and reference to the associated version of this user manual.

#### **4.1.2 Firmware Distribution Site**

Tarballs of firmware releases (containing both .bit and .mcs files) are made available via a dedicate web page:

#### 393 https://atlas-project-felix.web.cern.ch/atlas-project-felix/user/dist/ 394 firmware

Versioning information is available in the on-site 'bitfiles\_change\_log.md', please download the latest version as indicated.

Note: all recent firmware revisions are labelled 'CLKSELECT' to indicate that they support both dual TTC and local clock sources. Older revisions were dedicated to one clock or another, but these should now be considered deprecated. Please upgrade to a newer revision if you have such a version.

## 400 **4.2 Firmware Programming**

The FPGAs aboard both the VC-709 and BNL can be programmed directly via a JTAG interface using the Vivado<sup>™</sup> software suite [13]. For the VC-709 this method also makes possible to program the on-board FLASH ROM. A configuration programmed into the FPGA directly will be lost if the machine is switched off, whereas a configuration programmed in the FLASH will persist. This will make it possible to retain the desired programming state of the card e.g. if transported. This section will describe how to program the card using all available methods.

#### 407 **4.2.1 JTAG Connectivity**

<sup>408</sup> The VC-709 comes with an on-board JTAG programmer, accessible via USB, as described in Section 3.

<sup>409</sup> The BNL-711 does not have an on-board programmer, and as such you will need to acquire a USB-

accessible programmer. The FELIX developers recommend the Digilent®HS2 for this purpose.

#### 411 4.2.2 Setting up the Vivado<sup>TM</sup> Suite

Specific installation instructions for the Vivado<sup>TM</sup> suite are provided with your development kit. Note that the instructions in this section are compatible with the 2014, 2015 and 2016 releases of the suite. We recommend you install the software locally on the PC you wish to use as your programming server. This should be connected to your VC-709 in your FELIX host via USB as described in Section 3.2. When you first connect your system via USB you will need to run a Xilinx<sup>®</sup> setup script to configure the bus properly (path may vary depending on product year):

\$ source Xilinx/Vivado/2016.4/data/xicom/cable\_drivers/lin64/digilent/install\_digilent.sh

<sup>419</sup> The Vivado<sup>TM</sup> environment can be started with the following commands:

420 \$ source Xilinx/Vivado/2016.4/settings64.sh

<sup>422</sup> You will then be presented with the Vivado<sup>TM</sup> splash screen, where you should select 'Open Hardware <sup>423</sup> Manager' as shown in the red box in Figure 9.

Vivado 2015.4@pc-tbed-f	elix-03.cern.ch		-		×
le Flow <u>T</u> ools <u>W</u> indow <u>H</u> elp	3		 Q≁ Search c	ommands	_
VIVADO.	Productivity. Multiplie	od.	<b>E</b> X		K Ble.
Quick Start					
Create New Project	Open Project	Open Example Project			
Tasks					
Manage IP	Open Hardware Manager	Xilinx Tcl Store			
Information Center					
A start of the	8				
Documentation and Tutorials	Quick Take Videos	Release Notes Guide			
Tcl Console					

Figure 9: Vivado<sup>™</sup> Splash Screen.

From the hardware manager select 'Open Target' on the top left as shown in Figure 10 and choose 'Open New Target'.

From this point, select 'Next' on the following screen and 'Connect to Local Server' after that, once again

<sup>427</sup> press 'Next'. This should bring you to the hardware list. On this screen select the FPGA on your VC-709

or BNL-711 from the uppermost list (if you have only one board there should be only one entry, if not,

<sup>421</sup> **\$ vivado &** 



Figure 10: Vivado<sup>™</sup> Hardware Manager.

find yours in the list by name). The screen you will see is shown in Figure 11. Once you have found your
 FPGA and selected it press 'Next' on the bottom right and 'Finish' on the following screen.

🝌 Open New Hardware Target@pc-tbed-felix-03.cern.ch		×
Select Hardware Target Select a hardware target from the list of available targets, then set the approp see the expected devices, decrease the frequency or select a different target	priate JTAG clock (TCK) frequency. If you do not	
Hardware Targets		
Type         Name         JTAG Clock Frequency           Image: Imag		
Hardware Devices (for unknown devices, specify the Instruction Register (IR) leng Name ID Code IR Length	th)	
Hardware server: localhost:3121		
	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish	Cancel

Figure 11: Vivado<sup>TM</sup> Target Selector with VC-709's Virtex7 FPGA selected, as indicated by red arrow (FPGA ID will vary from model to model). The BNL-711's Kintex Ultrascale FPGA will appear as  $xkcu115_0$ 

From here, you will be taken to the main programming interface, as shown in Figure 12. You are now ready to program your FPGA or FLASH.

#### 433 **4.2.3 Programming the FPGA Directly**

To program an FPGA directly, select it from the device list on the main programming window (as shown in Figure 13, right click and select 'Program Device'.

You will now be asked to select a .bit file as shown in Figure 14. This is available in the firmware release tarball as specified at the start of this chapter. You do not need to select a debug probes file. Once a file

🝌 Vivado 2015.4@pc-tbed-felix-03.cem.ch	-		$\times$
	Q - Search com	nands	
🔁 📾 💷 🐂 📉 🕺 🚳 😬 Default Layout 💿 🗶 🔖 🍡 🔕 Dashboard 🕶 🗐			
Hardware Manager – localhost/xilinx_tcf/Xilinx/00001637878f01			×
There are no debug cores. Program device Refresh device			
Hardware _ D L2 ×			
Name Sta			
Iocalhost (2)     Connec     Connec     Solution tr(/Dinilent/2102034037454 (0) Closed			
- AADC (System Monitor)			
Properties _ 🗆 🗹 ×			
Select an object to see properties			
Tcl Console		- C	l⊵×
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001637878f01			<b>_</b>
Current_nw_device [index [get_nw_devices] 0]     Current_nw_device update_nw_probes false [index [get_hw_devices] 0]			
INFO: [Labtools 27-1424] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no su	ipported debug o	ore(s) i	nit
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3. Resolution:			
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR	the state of the second		
L2. Manually launch nw_server with -e "set xsdb-user-bscan <(_usek_SLAN_UHAIN scan_chain_number>" to detect t	ne debug nub at	user so	an u
			× -
Type a Tcl command here			
🖷 Tcl Console 💿 Messages 💊 Serial I/O Links 🧧 Serial I/O Scans			
Open			
The sale and the s		_	

Figure 12: Vivado<sup>™</sup> Programming Interface.

🝌 Vivado 2015.4@pc-tbed-felix	-03.cern.ch		-		$\times$
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indow L	ayout ⊻iew <u>H</u> elp		Q- Search comm	nands	
👌 🙋 💷 🗎 🐂 🗙 🚳 😐	Default Layout 🛛 👻 💓 💩 Dasht	oard 👻 🔇			
Hardware Manager - localhost/xilinx	_tcf/Xilinx/00001637878f01				×
There are no debug cores. Progr	ram device Refresh device				
Hardware					
< ≍ ;					
Name	Sta				
P- localhost (2)	Connec				
	378f01 (1) Open				
	Hardware Device Properties	I+E			
- ADC (System Monitor)	Program Device				
	@ Refresh Device	<u> </u>			
	Add Configuration Memory Device				
Hardware Device Properties	Boot from Configuration Memory Device				
← → §	Program BBR Key				
≫ xc7vx690t_0	Clear BBR Key				
News w7.000 0	Program eFUSE Registers				
Name. xc7vx690t_0	Export to Spreadsheet				
ID code: 33691093					
IR length: 6	<b>v</b>				
•					
General Properties					
Tcl Console				_ 0	Ľ² ×
INFO: [Labtoolstcl 44-466	] Opening hw_target localhost:3121/xilinx	_tcf/Xilinx/00001637878f01			-
Srefresh_hw_device _undate	_get_nw_devicesj Uj _hw_probes false [lindex [get_hw_devices]	0]			
INF0: [Labtools 27-1434]	Device xc7vx690t (JTAG device index = 0)	is programmed with a design that has no	supported debug c	ore(s) i	nit
Resolution:	sj the debug hub core was not detected at	user scan chain I or s.			
1. Make sure the clock co	nnected to the debug hub (dbg_hub) core i	s a free running clock and is active OR	t the debug bub at	lloon Sc	an d
The service of the se	Ver Wich -e Set XSub-user-bscar (C_03EK_	SCAN_CHAIN SCAL_CHAIN_HUMBELS CO DECECT	. the debug hub at	USET SC	
Type a Tcl command here					
🔚 Tcl Console 🔎 Messages 🕓	🕏 Serial I/O Links 🛛 🔤 Serial I/O Scans				
Program hardware device with specifie	ed bitstream				

Figure 13: Selecting Device to Program.

has been chosen, select 'Program' on the bottom right to write the file to the FPGA. Once complete your
 FPGA should now be fully reprogrammed.

elect a bitstream p robes file that corr	programming file and download it to your hardware device. You can optionally select a debug responds to the debug cores contained in the bitstream programming file.	-
Bitstre <u>a</u> m file:	/afs/cern.ch/user/j/jpanduro/FLX709_RM0302_4CH_AUTOCLK_SVN4001_161026_14_39	30
Debu <u>a</u> probes file:		
🗹 <u>E</u> nable end of s	startup check	

Figure 14: Selecting Bit file to Program.

#### 440 4.2.4 Programming the FLASH ROM (VC-709)

To program the FLASH ROM start once again from the main programming window. Find and right click on your FPGA and select 'Add Configuration Memory Device' in the list, as shown in Figure 15

From here you will be taken to the a dialog requesting that you select the memory device you wish to program. On the VC-709 this will typically be a Micron memory device with given parameters. To find it quickly enter the criteria demonstrated in Figure 16 and select the device as shown. Look for the device with alias '28f00ag18f'.

Once selected, press 'Ok' on the bottom right and 'Ok' again on the following window asking 'Do you want to program the configuration memory device now?'. On the subsequent dialog, choose the .mcs file you wish to program (provided with your firmware release) as shown in Figure 17. Select 'Ok' at the bottom to program the FLASH. Once complete your card should be programmed with a non-volatile firmware installation that will survive loss of power to the host.

#### 452 **4.2.5 Programming the FLASH ROM (BNL-711)**

FLASH programming for the BNL-711 is done via means of the fflash application, which is provided as part of the FELIX software suite. Please consult the instructions provided in Section 6.5.7. Note that the BNL-711 has 4 different FLASH sectors which can be programmed. The board will by default come up from powercycle loaded from the sector specified by the jumper configuration described in Appendix B.

<sup>457</sup> Please ensure you program the correct sector in order to see the expected image loaded.

🝌 Vivado 2015.4@pc-tbed-felix-03.cern.ch	- 🗆 X
<u>Elle E</u> dit Flow <u>T</u> ools <u>Window Lavout View H</u> elp	Q- Search commands
📸 🕼 🕼 🐂 🗙 🙀 📴 Default Layout 🔹 🗶 🗞 💫 Dashboard 🕶 🍳	
Hardware Manager - localhost/xilinx_tcf/Xilinx/00001637878f01	×
There are no debug cores. Program device. Refresh device	
Hardware _ C X	
Name Sta	
Incentos (2)     Connec     Connec     Connec     Connec     Connec     Connec     Connec     Connec	
♦ ★ xc7xx690t_0 (1) Prozen	
ADC System Monit	
Program Device	
Add Configuration Mamon (Device	
Hand Configuration Memory Device	
Program BBR Key	
Clear BBR Key	
Program eFUSE Registers	
Name: xc7vx690t_0 Export to Spreadsheet	
Part: xc7vx690t	
ID code: 33691093	
IR length: 6	
General Properties	
Tcl Console	_ 🗆 🕹 × 🗌
∑ [INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001637878f01	<b>_</b>
current_hw_device [lindex [get_hw_devices] 0]	
IN INFO: Labtools 27-14341 Device xc?vx690t (ITAG device index = 0) is programmed with a design that	has no supported debug core(s) in it
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.	
Resolution:	THE OP
1. Manually launch bw_server with - e "set xsdb-user-bscar <c_user_scan_chain p="" scan_chain_numbers"="" to<=""></c_user_scan_chain>	detect the debug hub at User Scan
Type a Tcl command here	
🔚 Tcl Console 🔎 Messages 🕒 Serial I/O Links 📃 🔤 Serial I/O Scans	
Add a Configuration Memory Device	

Figure 15: Select Vivado<sup>™</sup> Flash Programming Dialog.

Manufacturer Micron		•			Type	bpi		
Density ( <u>M</u> b) 1024		-			Width	×16		
			Recet All Filte	rs				
			Reset All Fille	15				
Configuration Memory Par								
earch: LQ+	]							
Name	Part	Manufacturer	Alias	Family	Type	Density (Mb)	Width	
28f00am29ew-bpi-x16	28f00am29ew	Micron		m29ew	bpi	1024	x16	
28f00ap30b-bpi-x16	28f00ap30b	Micron		p30	bpi	1024	х1б	
28f00ap30e-bpi-x16	28f00ap30e	Micron		p30	bpi	1024	x16	
28f00ap30t-bpi-x16	28f00ap30t	Micron		p30	bpi	1024	x16	
mt28ew01ga-bpi-x16	mt28ew01ga	Micron		mt28ew	bpi	1024	x16	
mt28qu01gaax1e-bpi-x	6 mt28qu01qaax1e	Micron	28f00ag18f	018	bni	1024	x16	
title a gate a gate to be to be				2	in the t			

Figure 16: Memory Device Selection Interface.

🝌 Program Configuratio	n Memor	y Device@	pc-tbed-fel	ix-03.cern.cl	ı			×
Select a configuration file and	d set progr	amming opti	ions.					4
Memory Device: C <u>o</u> nfiguration file: PR <u>M</u> file: S <u>t</u> ate of non-config mem I/	[ [ ] ] ] ] ] ]	≫ mt28gu0: user/j/jpan Pull-none	lgaax1e-bpi duro/FLX709 💌	-x16 _RM0302_4C	H_AUTO	CLK_SVN4001_	161026_14_39	
Program Operations								
Address Range: C RS Pins: M Erase	Configuratio	on File Only		•				
🗌 <u>B</u> lank Check								
Program								
✓ Verify								
Verify <u>C</u> hecksum								
SVF Options								
∐ Create <u>S</u> VF Only (no SVF File:	program o	perations)						
						ОК	Cancel	Apply

Figure 17: Selecting .mcs file to program.

#### 458 **4.2.6 Enabling new FPGA Configuration**

<sup>459</sup> If you have programmed our FPGA directly, please soft reboot your machine to pick up the new config-<sup>460</sup> uration. For changes to the FLASH ROM a full powercycle may be needed to pick new firmware, unless <sup>461</sup> you have manually programmed the FPGA from FLASH as described in 6.5.7. In the latter case a soft <sup>462</sup> reboot will be sufficient.

#### 463 **4.2.6.1** PCIe hotplug procedure

Should you wish to avoid rebooting your machine (assuming a powercycle isn't required) it is possible to
rescan the PCIe bus re-synchronise with the new firmware image. Note that this procedure hasn't been
fully validated, and may produce inconsistent results. It should only be attempted if a reboot is prohibited.
First, remove the device from the bus list as follows (root privileges needed):

468 \$ echo 1 > /sys/bus/pci/devices/0000:<bus ID>/remove

(where you get the bus ID of the device from lspci)

<sup>470</sup> Then, rescan the bus to bring the device back with:

- 471 \$ echo 1 > /sys/bus/pci/rescan
- It is also recommended that you restart the FELIX driver at this point to pick up the new image:

473 \$ ./etc/init.d/drivers\_flx restart

474 .

# **5** Software Distribution and Installation

#### 476 **5.1 Software Distribution Protocol**

#### 477 5.1.1 Pre-requisites

FELIX software is currently only formally supported for systems using the SLC6 operating system. Stable functionality under CentOS7 is not guaranteed, but the intention is to move to more formal support in the near future.

#### 481 **5.1.2 Release Announcements**

<sup>482</sup> FELIX software (and firmware) releases will be announced on the following e-group:

483 atlas-tdaq-felix-users@cern.ch

Please subscribe to this group to stay up to date with the latest updates. All new releases will include a detailed change list and reference to the associated version of this user manual.

#### 486 **5.1.3 Release Distribution Site**

<sup>487</sup> The main distribution mechanism for new software releases is via a dedicated web page:

488 https://atlas-project-felix.web.cern.ch/atlas-project-felix/user/dist/

489 software

<sup>490</sup> Here users will be able to find the latest firmware and software. The newest recommended version is <sup>491</sup> marked in all cases. Installation instructions for the software suite and driver can be found below.

#### 492 5.1.3.1 FELIX Driver

<sup>493</sup> The latest version of the FELIX driver is available on the distribution site within 'software/drivers'.

#### 494 5.1.3.2 FELIX Software Suite

The latest version of the FELIX software suite is available on the distribution site in within 'software/apps'.

#### 497 **5.2 Software Installation Instructions**

#### 498 5.2.1 Driver RPM Installation Instructions

#### 499 5.2.1.1 DKMS

The FELIX driver makes use of 'Dynamic Kernel Module Support' (DKMS) to automatically track kernel changes once installed. Users should therefore only need to change their installation if a new version of the driver itself is released.

#### 503 5.2.1.2 Removal of Existing Driver Installations

In order to update the FELIX driver it will first be necessary to remove any existing driver installations from your system. To do this please follow the procedure outlined below. You will require superuser privileges in order to perform the driver de-installation itself and subsequent cleanup.

<sup>507</sup> To check if a driver is already installed issue the following command:

508 \$ rpm -qa | grep tdaq

<sup>509</sup> If a driver rpm is installed you'll see a response along the lines of:

510 \$ tdaq\_sw\_for\_Flx-1.0.6-2dkms.noarch

To remove the driver do the following (substituting 'filename' for the results of the search in the previous step):

513 \$ rpm -e filename

<sup>514</sup> Once this operation is complete you will be in a position to install the latest FELIX driver.

#### 515 5.2.1.3 Installation of New Driver

<sup>516</sup> To install the FELIX driver RPM, run the following command (superuser privileges required):

517 \$ yum install tdaq\_sw\_for\_Flx-1.0.6-2dkms.noarch.rpm

(this should take 1-2 minutes to complete, due to the need to compile the driver for your kernel as per the
 DKMS framework)

<sup>520</sup> Once the driver is installed you should start it as follows (as superuser):

521 \$ ./etc/init.d/drivers\_flx start

<sup>522</sup> Once started you can check the status of the card using:

523 \$ cat /proc/flx

<sup>524</sup> You should see output along the lines of Figure 18 (will vary depending on your firmware version).

```
FLX driver for release tdaq710 for felix 1.0.6 and distributed with driver RPM 1.0.6
Debug
                          = 0
Number of cards detected
                          = 1
Card 0:
Reg Map Version
                          : 3.7
Build revision (SVN version): 5214, Date: 2-7-2017, time
                                                          : 0h4
Number of descriptors : 8, Number of interrupts
                                                         : 8
                         0 798595 0
                                                       0
                                                                0
Interrupt count | 0 |
                                                                        0
                                                                                 0
Interrupt flag | 1 |
Interrupt mask | 0 |
                             1
                                  0
                                               1
                                                       1
                                                                1
                                                                        1 |
                                                                                 1
                                                                        οİ
                             0
                                      0
                                              0
                                                       0
                                                                0
                                                                                 0 |
MSIX PBA
              00000000
The command 'echo <action> > /proc/flx', executed as root,
allows you to interact with the driver. Possible actions are:
debug -> Enable debugging
nodebug -> Disable debugging
elog -> Log errors to /var/log/message
noelog -> Do not log errors to /var/log/message
```

Figure 18: Example output from /proc/flx

#### 525 5.2.2 Installation of FELIX Software Suite

The FELIX software release is available pre-compiled as a tarball which can be installed anywhere and then set up for use by running a command line script. Each user can download their own version, or the release can be installed centrally and the location of the script shared with users.

<sup>529</sup> To unpack the tarball, run the following command:

530 \$ tar -xvzf <filename>

Once unpacked, a setup script must be run to enable access to all libraries and binary files. The script can be run as follows from the release base directory:

#### 533 \$ source felix-03-04-02/x86\_64-slc6-gcc62-opt/setup.sh

This script will need to be run with every new session, or added to the environment setup procedure. Once complete you should have access to all FELIX software. In the next section we will describe how to test your installation to verify full functionality.

## 537 6 Basic Tools

The FELIX software suite comprises both high and low level tools. At the highest level, the FelixCore 538 application is responsible for communication and bulk dataflow in a full slice system. At a lower level, 539 the suite provides a number of tools, both command line and GUI based, to facilitate system configuration 540 and testing. This chapter will describe these low level tools such that users will be able to effectively 541 communicate with, configure and test their system. If you are looking to set up a full system slice with 542 data output to a network please consult Section 7, which describes the FelixCore Application and NetIO 543 library. This section assumes that you have set up your FELIX software environment as described in 544 Section 5. None of the tools in this section should require superuser privileges to run. All tools presented 545 below work in both GBT and FULL mode, and for VC-709 and BNL-711, unless otherwise stated. Where 546 special parameters are needed to distinguish modes this will be indicated. A quick reference for all tools 547 to be covered in this section is presented in Table 2. 548

Note: the FELIX software suite contains a number of tools which are considered for developer use only.

All tools which are rated for use by front-end users are listed in this document. Use of any other software is not recommended unless asked to do so by a FELIX developer.

## 552 6.1 E-link Configuration with elinkconfig

Before FELIX can be used to transfer data its input and output links must be configured. The link configuration for a given FELIX card can be accessed and modified using the 'E-link configurator' application, or 'elinkconfig'. This is a GUI based tool which displays the current configuration state for all links associated with a given card. The tool supports both GBT and FULL mode.

<sup>557</sup> Note: the link configuration must be manually refreshed every time a FELIX FPGA is reprogrammed, <sup>558</sup> including power-cycling of a host!.

<sup>559</sup> To run elinkconfig application issue the following command:

#### 560 \$ elinkconfig

<sup>561</sup> From here you will reach the main configuration panel as shown in Figure 19

The elinkconfig interface is split into three main areas. At the top there are two control bars to set FELIX card parameters, open/save configuration files as well as link selectors. The left main panel displays the

<sup>564</sup> from front-end to FELIX/host configuration for the selected link.

#### 565 6.1.1 Global Panel

The elinkconfig global panel, shown in more detail in Figure 21 provides the top level interface for the tool. From there it is possible to select which FELIX card within your system you wish to configure, which link within that card, which link mode, as well as a number of other configuration properties. It is also possible to open previous configuration files, save new ones, and read the current configuration from the selected FELIX card. Table 2: List of all recommended user tools. For more information on each please click the tool name to visit the dedicated section of this document.

Low Level 7	Low Level Tools							
flx-info	View FELIX hardware and firmware status information							
flx-config	View and modify low-level firmware parameters							
flx-init	Initialise FELIX, as well set as low level GBT and clock/jitter cleaning parameters							
flx-reset	Reset FELIX or specific component							
flx-monitor	Status information for LTC2991 [14] devices about a BNL-711							
Dataflow To	ols							
fdaq	Receive data from FELIX and save to files or perform sanity checks							
fupload	Upload data through FELIX to a front-end E-link							
FELIX Con	figuration Tools							
elinkconfig	GUI for link and data generator configuration.							
felink	Calculate link IDs given inputs with differing formats.							
fereverse	Reverse the endianness of data passing through an E-link.							
fgpolar	Switch 0/1 polarity of all data coming or going through a specific GBT link.							
feconf	Upload link and/or data generator configuration to FELIX from the command line.							
femu	Control FELIX data generators.							
feto	Control FELIX timeouts (global, TTC and link data, a.k.a 'instant timeout').							
ffash	Command line programming tool for FLASH ROM modules in BNL-711 card.							
General Del	bugging Tools							
fcheck	Perform configurable sanity checks on data from a file or dump selected data blocks to screen.							
fedump	Receive data from FELIX and dump it to the screen.							
fec	Debug control and communication with GBT-SCA chip							
fuptest	Upload data through FELIX to multiple front-end E-links.							
fplayback	Load data through FELIX to a front-end E-link (or links) and expect data to return via loopback. Verify returned data.							
Remote Cor	nmunication and Configuration Tools							
fic	Read or write GBTx chip registers via the GBT-link IC-channel							
fgconf	Read/Write GBTx registers via GBT-SCA i2c channel.							



Figure 19: Main panel - elinkconfig

571 This panel also contains an advanced developer feature allowing you to select the maximum chunk size

for a given E-link width - users are recommended to avoid changing these settings as they may cause unexpected behaviour.

From the global panel it is possible to access a number of sub-panels, as indicated in Figure 21. These give access to more advanced configuration options, details of which are presented below.

#### 576 6.1.1.1 Data Path Fan Out Selectors: TH\_FO and FH\_FO

FELIX operates two separate data generators within its firmware, one attached directly to the data path going to the host, and one attached to the path going towards the front-end. While the generators are attached, they have mutually exclusive access to the data path with regular non-emulated data in both directions. To avoid the two data types colliding only one type may access the path at a time. The fan out selectors control this access by ensuring that only internally emulated data or external data can

応 FELIX E-link Co	onfigurator @ m	edway.pp.rhul.ac	uk					-	
FLX-card: 0	(709) - Rea	ad Cfg TH_FC	FH_FO	Timeout Clo	ck			(	Advanced
Link 0 🗘 💿	GBT O GBT-	Wide 🔿 FULL	mode Replica	ate Repl 2 All				Genera	ate/Upload
Enable: 0x07	f80 Mode: 0	x11111111 #	Bits: 2+2+2+	2+2+2+2+2	Enable: 0x0	006 Mode: 0	x11111111 #	Bits: 0+8+0+	+0+0+8+0+0
			<b>√</b> 2 (07)	Egroup 0				2 (07)	Egroup 0
		4 (06)	8b10b -	Egroup 1			- 4 (06)	EPATH: 7	Egroup 1
		-	√ 2 (06)	Egroup 2			-	2 (06)	Egroup 2
	8 (05)	EPATH: 6	8b10b -	Egroup 3		√ 8 (05)	EPATH: 6	-	Egroup 3
			EPATH: 6	Egroup 4		8b10b -		EPATH: 6	Egroup 4
	EPATH: 5		8b10b -	Egroup 5		EPATH: 5	-	2 (05)	✓ EC (3f)
		4 (04)	EPATH: 5	Egroup 6			4 (04)	EPATH: 5	HDLC -
		EPATH: 4	√ 2 (04)	✓ EC (3f)			EPATH: 4	2 (04)	
16 (03)			EPATH: 4	HDLC -	16 (03)			EPATH: 4	
EDATH 2		1	<b>√</b> 2 (03)	✓ T2H (63b)	EDATH 2			2 (03)	j l
EFAIR. 5		4 (02)	8b10b -		EFAIR. 5		<u> </u>		
		-	J 2 (02)				-	2 (02)	l T
	8 (01)	EPATH: 2	8b10b -			<b>Z</b> 8 (01)	EPATH: 2		
			EPATH: 2			8b10b -		EPATH: 2	
	EPATH: 1		√ 2 (01) 8b10b -			EPATH: 1		2 (01)	
		4 (00)	EPATH: 1	Replicate			4 (00)	EPATH: 1	Replicate
		EPATH: 0	✓ 2 (00)	Repl 2 All			EPATH: 0	2 (00)	Repl 2 All
		Contest that	8b10b - EPATH: 0	Disable				EPATH: 0	Disable
To-Host/F	rom-GBT				om-Host/	Го-GBT			,
FELIX v2.	7.0 22-NOV-2	017 (tag: felix-	03-09-00)						Quit

Figure 20: elinkconfig panel split. The uppermost panel (purple box) controls global settings and GBT selection. The left main panel contains the E-link configuration for the from front-end to host direction, the left main panel the from host to front-end direction

<sup>582</sup> be configured to pass at any one time. Most FELIX applications are able to configure these selectors <sup>583</sup> automatically, but for the purposes of user testing it may be necessary to set these values manually. The <sup>584</sup> selectors are accessed via the TH\_FO (to host) and FH\_FO (from host) buttons in the global panel. The <sup>585</sup> resulting dialogs are presented in Figure 22.

<sup>586</sup> In order to switch the selector value simply open the required dialog and click on the link number you <sup>587</sup> wish to toggle. A link displayed with its number alone is set to external data, if a link is displayed with <sup>588</sup> its number plus 'E' it is in emulation mode. It is also possible to set/unset all values using the 'All' and <sup>589</sup> 'None' buttons provided. Note that changes made in this dialog are immediately propagated to the FELIX <sup>590</sup> card in question once you select 'OK'..

<sup>591</sup> In some cases a user may wish to prevent other applications from automatically changing these settings. <sup>592</sup> For example, if a specific link is nominated for TTC information transfer it may be convenient to fix this



Figure 21: elinkconfig global panel.

GBT To-Host FanOut Select: E=emulator ×	GBT From-Host FanOut Select: E=emulator
GBT: 0E 1E 2E 3E Locked	GBT: 0 1 2 3 Locked
All None Cancel OK	All None Cancel OK

Figure 22: Fan out control for to-host (left) and from-host (right) directions. The setting for each link is displayed separately (in this case for a 4-link VC-709 system). It is also possible to lock the settings using the dedicated check box.

to external data for the duration of a test. In this case it is possible to lock the values by selecting the 'locked' check box. Applications will then be unable to change these settings until the card is reconfigured from this interface or the FPGA is reprogrammed. More information on configuring TTC transfer to the front-end are available in Section 6.1.3 below.

#### 597 6.1.1.2 Data Timeout Control Dialog

FELIX offers the facility to time out pending incoming data after a configurable window from receipt of 598 the first related packets. This is applicable for both regular and TTC data (in the to-host direction). Should 599 data time out then all available blocks are transferred to the host with a dedicated trailer indicating that 600 a timeout has occurred. The timeout feature is enabled by default, but can me modified or disabled/re-601 enabled via the control dialog accessible by selecting the 'Timeout' button in the global panel. This will 602 open the dialog shown in Figure 23. From here it is possible to disable/enable both regular data and TTC 603 timeouts using the check boxes, as well as modify the timeout window sizes. This should typically only 604 be done under the guidance of a FELIX developer for debugging purposes. Note that changes made in 605 this dialog are immediately propagated to the FELIX card in question once you select 'OK'. 606

DRAFT
-------

Datablocks Time-	out Configura	tion ×
✔ Time-out enab	65535 🗘 x	25ns
✓ TTC time-out e	nab 4095	‡ x 25ns
	Cancel	ОК

Figure 23: elinkconfig data timeout control dialog.

#### 607 6.1.1.3 Clock Source Selector Dialog

As mentioned in Section 3.5.1, FELIX supports two different firmware clock sources. It is possible to switch between these sources from elinkconfig from the clock source selector dialog, accessible by clicking the 'clock' button in the global panel. The selector dialog is shown in Figure 24, and is a simple two button toggle between TTC and local clock. Note that changes made here will be immediately propagated to the FELIX card in question once you select 'OK'. Please also consult Section 3.5.3 before making any clock changes, to ensure you correctly configure your FELIX card's jitter cleaner post-clock change to ensure continued stable operation.

🕅 Clock Configuration		×
⊖ TTC ● Local	Cancel	PLL locked
	cuncer	

Figure 24: elinkconfig clock source selector dialog.

#### 615 6.1.2 To-Host Panel

The to-host panel provides access to the configuration of the currently selected link (GBT or FULL mode) in the to-host direction. The type of panel to show can be selected in the global panel as described in Figure 21. In the GBT case it is possible to configure the complete set of E-links associated with this link, split up by E-group. It is also possible to configure the SCA and TTC links (see Section 6.1.6.4 for more info), the latter of which provides L1 accept information to the host. For each link it is also possible to select the type of encoding to be used, although 8b10b is recommended for all regular data links. A more detailed look at this panel is presented in Figure 25.

Note: In GBT mode it is possible to run in either 'Normal' or 'Wide' mode. Wide mode increases the width of the GBT link to accommodate two extra E-groups. This feature is currently not yet rigorously tested. If wide mode is selected the two greyed out E-groups in the to-host panel will become accessible.

In FULL mode this panel provides fewer options, as such this link mode does not contain logical E-link subdivisions. This version of the panel is presented in Figure 26.



Figure 25: elinkconfig to-host panel (GBT mode). Various configuration options and tools are indicated as they appear in the panel.

#### 628 6.1.3 From-Host Panel

The from-host panel makes it possible to configure the GBT links transporting data from FELIX towards 629 connected front-end electronics. This panel only exists in GBT mode form as FULL mode is only a to-host 630 protocol, and any FULL mode firmware will implement from-host links as GBT. A more detailed look 631 at this panel is presented in Figure 27. A key difference between this panel and the to-host panel is that 632 the link encoding available also includes several different TTC paths (in this case TTC-1 and TTC-2 are 633 shown) which are for the propagation of TTC information from FELIX to the front-end. Depending on 634 the E-link width used TTC paths from 0 to 4 are can be made available. Using this encoding selector it is 635 therefore possible to nominate specific E-links to carry TTC data as needed. 636



Figure 26: elinkconfig to-host panel (FULL mode).

#### 637 6.1.4 Link and Data Generator Configuration Upload Dialog

The to-and-from host panels allow you to put together a complete configuration set for all links handled

<sup>639</sup> by a given FELIX card. Once you have prepared your desired configuration, you can upload it to the

<sup>640</sup> FELIX in question by selecting the 'Generate/Upload' button in the upper panel on the right. This will

open the upload dialog, as shown in Figure 28. The GBT version is shown, but the FULL mode variant is
 essentially identical, beyond some disabled developer features.

Once the panel is prepared, select 'Upload' from the middle box labeled 'E-link Configuration' to write your configuration to the card. If you also wish to configure the FELIX on-board data generators for tests in emulation mode select the 'Upload' button in the lower 'Emulator Data' box. Note that if you are running in emulation mode and wish to change your E-link configuration you must remember to upload to the emulator every time you upload a change. Note that in FULL mode the data generators will only produce FULL mode data in the to-host direction. In the to-front-end direction GBT data will be produced. In

GA9 GBT mode GBT data will be produced in both directions.

Once your configuration is uploaded you can then proceed to use the FELIX system as normal, the new settings will take effect immediately. To avoid unexpected behaviour please avoid reconfiguring the links while the FELIX card in question is in active use in your system.

#### 653 6.1.5 Guide to Valid E-link Configurations

The E-link configuration uploaded to a FELIX card is actually a set of instructions to a component known as the *Central Router*. This is responsible for sending incoming data (in either direction) to the correct remote end point, as defined by E-link. For FULL mode there is no such thing as an E-link, and so the Central Router merely propagates a wide stream of bits across the link. In the GBT case, E-links are defined as separate logical links within a given physical GBT link. E-links can have (in the current implementation) three different bit widths, which given the link clock defines the maximum bandwidth



Figure 27: elinkconfig from-host panel (GBT mode). Various configuration options and tools are indicated as they appear in the panel.

they can sustain. The widths are 2, 4 and 8 bits, running at 40, 80 and 160 MHz respectively. There is currently no support for 16 bit E-links. A GBT link can therefore be considered as a logical aggregation of low bandwidth links into one high bandwidth transfer. For full details please consult the official documentation [3].

In 'Normal' mode, a GBT link is 80 bits wide, and this puts an upper limit on the number of E-links. It is therefore possible to have few wide 8 bit links, a larger number of narrower 2 or 4 bit links, or a mixture of the two. Should a GBT be operated in 'Wide' mode (not currently widely used or tested) then a further 32 bits are available within the GBT link (i.e. 112 in total), allowing for more E-links. The structure of a normal mode GBT frame is shown in Figure **??**. It is up to the user to decide how much of the GBT width to utilise as per their front-end needs. It is permitted to leave link bandwidth unused by not assigned

670 E-links to that part of the GBT frame.


Figure 28: elinkconfig upload panel. Any features not indicated with arrows should be considered for experts only, and used only under consultation with a FELIX developer.



Figure 29: Bit structure of a GBT frame, showing E-groups, IC and EC links, as well as GBT header and Forward Error Correction (FEC).

Within a given GBT link, logical links are subdivided for management purposes into 16 bit wide 'Egroups'. Each E-group logically contains a combination of E-links up to an aggregate of 16 bits of width, looking at either extreme this means up to 8 of the narrowest 2 bit E-links at one end, or two of the widest 8 bit E-links at the other. The E-group is the unit of connectivity around which the elinkconfig interface is built, with the to and from-host panels designed around E-group granularity.

Looking within the E-group, there is one further layer of link identification to consider. Each group supports up to 8 logical 'E-paths'. These correspond to the logical connection end-points which the Central Router supports. For each E-group it is therefore only possible to send data to 8 destinations, which is designed to correspond to the maximum number of 2 bit E-links. However, the E-path structure imposes an additional restriction on E-link assignment. Because of the routing structure the E-path end points needed by E-links of different widths can overlap, meaning only a link of one width or the other is possible. Consider the routing diagram presented in the to-host panel in Figure 25. This display is designed to mirror the structure of the Central Router to make the dependencies as transparent as possible to users.

The active 4 bit E-link in this panel is using E-path 2. This means not only that E-path 2 is unavailable 685 for the 2 bit E-link which could be assigned to that path (see the column to the right) but also the 2 bit 686 E-link for E-path 3, as the wider 4 bit link in E-path 2 overlaps with it. It is therefore possible to either 687 have the 4 bit E-link active, or one or both of the 2 bit links, but 4 bit link cannot be active at the same 688 time as either 2 bit link. Note that this doesn't affect the E-link which could be active in E-path 1, as this 689 doesn't overlap. In this case this link is disabled through user choice, not through any logical limitation. 690 However, if you wanted to enable the 8 bit wide E-link at E-path 1, this would overlap with all 2 and 4 bit 691 E-links to its right, meaning only it could be active. 692

To summarise, in order to build a valid link configuration no two links using the same E-path can be active at the same time within an E-group. Depending on the width of the link in question this may also disqualify other links of smaller width if they overlap with it. For this reason, elinkconfig will not allow you to select overlapping links.

Within a given link map, each E-link can be configured to use different encoding formats as per front-end requirements. This area is still subject to active development, and it is strongly recommended that users work towards basing systems on 8b10b encoding. For FULL mode 8b10b is also the default.

# 700 6.1.6 Guide to common configuration tasks

### **6.1.6.1** Working with E-link configurations stored in files

elinkconfig can read and store configuration sets in .elc files. In order to load a previously existing 702 configuration set into the tool simply select 'Open' from the global panel and choose the file to be loaded. 703 The GUI will be automatically updated to reflect the new configuration. From here you can modify the 704 configuration (if needed) by e.g. using the to and from-host panels to enable/disable E-links. Once your 705 changes are complete you can upload the new configuration to the FELIX card of your choice using 706 the 'Generate/Upload' button in the global panel. Make sure to upload both the link and data generator 707 configurations if you wish to use the latter. Finally, you can save your modified configuration to a file by 708 selecting 'Save' from the global panel. 709

# **6.1.6.2** Modifying the existing E-link configuration on a FELIX card without a file

If you are working without .elc files and wish you modify the existing configuration on a card you must first load it into the tool by selecting the card in question via the global panel and then pressing the 'Read Cfg' button. This will populate the GUI with the configuration currently active on the card. From here you can modify the configuration as required and upload a new version to the card as advised above. You can also save your configuration to a file.

### 716 6.1.6.3 Configure L1AInfo E-links to host

Users wishing to route Level-1 Accept information to network endpoints via the FELIX host may configure any number of E-links for this purpose. Each such E-link will provide a 20-byte 'L1AInfo' block containing information for each Level-1 Accept. The contents of the block are presented in Figure 30. Users can view and edit the E-links currently selected for L1AInfo transmission by selecting the 'EC/TTC' button

in the to-host panel. More details on this and other FELIX data structures is available in Appendix C.

0	FMT(8)	Len(8) = 20	reserved	BCID(12)	
1	XL1ID(8)	L1ID(24)			
2		orbit(32)			
3	Trigger	Trigger Type (16)		eserved(16)	
4	LOID(32)				
				I1Δinfo v0	

Figure 30: The Level-1 Accept information message sent to the Back end software (20 bytes) as seen as five 32-bit words.

### 722 6.1.6.4 Configure TTC E-links from host

Users may configure any number of to-front-end links for the purpose of transferring TTC information to their electronics. The TTC data arriving at the FELIX card will be automatically decoded, and subsets made available to users for relay to front-ends in a configurable manner. The subsets which can be sent depend on the width of the E-link chosen for the transfer. By selecting the encoding box on the to-host panel for any given link it should be possible to see which options are available for that link.



Figure 31: Example drop-down encoding menu for a 4-bit E-link. As this is a 4-bit link, the TTC-1 and TTC-2 options from Table 3 are available.

The current configuration sets are presented in Table 3, although this can evolve based on user requirements.

<sup>729</sup> For example, 2-bit E-links can only be configured in 'TTC-0' mode, meaning only the L1A and the full,

non-decoded B-channel data stream can be sent. Alternatively, 4-bit E-links can be configured to send

L1Accepts, Bunch Counter and Event Counter Resets, and a choice of either the non-decoded B-channel

data stream or a user defined broadcast bit. Detector groups should communicate to the FELIX group

<sup>733</sup> which bits in which locations they need.

E-	link option	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	2 bits							B-chan	L1A
1	4 bits					B-chan	ECR	BCR	L1A
2	4 bits					Brcst[2]	ECR	BCR	L1A
3	8 bits	B-chan	Brcst[5]	Brcst[4]	Brcst[3]	Brcst[2]	ECR	BCR	L1A
4	8 bits	Brcst[5]	Brcst[5]	Brcst[4]	Brcst[3]	Brcst[2]	ECR	BCR	L1A
5	4 bits					BCR	BCR	BCR	BCR
6	2 bits							BCR	BCR

Table 3: Possible TTC options (Brcst[7:2] are the TTC user defined broadcast command bits (Brcst[1] is ECR, Brcst[0] is BCR). Bit 0 is the first bit transmitted out.

# 734 6.1.6.5 Configure SCA E-links to/from host

SCA E-links are 2-bit wide HDLC-encoded links. This so-called EC mode is designed to carry slow control information to and from any desired front-end location. Users may set any number of 2-bit E-links (in either direction) to EC mode (not just the GBTx "EC" E-link) by selecting the 'EC/TTC' button (to host panel) or 'EC' button (from host panel), activating a link and selecting HDLC encoding. Communication with an SCA ASIC requires one TX and one RX link. FELIX performs the HDLC encoding and decoding. Note that an OPC-UA server and client for the SCA ASIC are being provided to allow high level communication with an SCA ASIC by user software.

# 742 6.2 Low Level Tools (System Status Monitoring & Control)

The following section will cover some general tools which allow you to monitor the state of your FELIX system, as well as make configuration changes and reset the system as necessary. All tools provide more detailed descriptions of functionality through their help output, accessible by running the tool with the '-h' option.

# 747 6.2.1 flx-info

The flx-info application is a command line tool which can print to the screen a range of monitoring and configuration information for you FELIX card(s). By default you will be presented with some system version and health status, as well as a basic link description. To access this default printout run the following command:

752 \$ flx-info

This will provide output similar to that which is presented in Figure 32, including general information such as the firmware revision 'SVN version' and link mode 'GBT or FULL'. To produce more verbose output pass the tool the -v or -vv option.

Beyond this basic output, flx-info also makes it possible to read many FELIX configuration registers in detail. For a complete list of these options run flx-info with the '-h' flag. This will produce output like that shown in Figure 33.

General information
There are 1 FLX cards installed in this computer
Reg Map Version 3.7 Card ID: FLX-709 FW version date: 02/07/17 00:04 SVN version: 5214 FIRMWARE MODE: GBT
Output of lspci   grep Xil: 03:00.0 Communication controller: Xilinx Corporation FPGA Card XC7VX690?
Interrupts, descriptors & channels
Number of interrupts : 8 Number of descriptors: 8 Number of channels : 4
Links and GBT settings
Number of channels : 4 GBT Wrapper generated : YES Optical transceivers : 4
Clock resources
Local clock in use : YES Internal PLL Lock : YES
ADN2814 TTC Status: OFF

Figure 32: Default output of flx-info (assuming a VC-709 running GBT-mode firmware)

Usage: flx-info [OPTIONS] [COMMAND] [CMD ARGUMENTS] Displays information about a FLX device. Options: -d NUMBER Use card indicated by NUMBER. Default: 0. -v Verbose mode. -D level Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0. -h Display help. -V Display help. -V Display the version number Commands: GBT Shows GBT channel alignment status. FMC_TEMP_SENSOR Display FMC temperature from TC74 sensor.		
Options:     -d NUMBER     Use card indicated by NUMBER. Default: 0.       -v     Verbose mode.       -D lavel     Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.       -h     Display help.       -V     Display help.       -V     Display the version number       Commands:	Usage: flx-info [OPTIONS] [COMMAN Displays information about a FLX	ND] [CMD ARGUMENTS] device.
-d     UMMBER     Use card indicated by NUMBER. Default: 0.       -v     Verbose mode.       -D level     Configure debug output at API level. 0-disabled, 5, 10, 20 progressively more verbose output. Default: 0.       -h     Display help.       -V     Display the version number       Commands:     GBT       GBT     Shows GBT channel alignment status.       FMMTEMP_SENSOR     Display FMC temperature from TC74 sensor.	Options:	
-v         Verbose mode.           -D level         Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.           -h         Display help.           -V         Display the version number           Commands:         GBT           GBT         Shows GBT channel alignment status.           FMC_TEMP_SENSOR         Display FMC temperature from TC74 sensor.	-d NUMBER	Use card indicated by NUMBER. Default: 0.
-D level     Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.       -h     Display help.       -V     Display he version number       Commands:     GBT       GBT     Shows GBT channel alignment status.       FMC_TEMP_SENSOR     Display FMC temperature from TC74 sensor.	-v	Verbose mode.
-h     Display help.       -V     Display the version number       Commands:	-D level	Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.
-v     Display the version number       Commands:     GBT       GBT     Shows GBT channel alignment status.       FMC_TEMP_SENSOR     Display FMC temperature from TC74 sensor.	-h	Display help.
Commands: GBT Shows GBT channel alignment status. FMC_TEMP_SENSOR Display FMC temperature from TC74 sensor.	-v	Display the version number
GBT Shows GBT channel alignment status. FMC_TEMP_SENSOR Display FMC temperature from TC74 sensor.	Commands:	
FMC_TEMP_SENSOR Display FMC temperature from TC74 sensor.	GBT	Shows GBT channel alignment status.
	FMC_TEMP_SENSOR	Display FMC temperature from TC74 sensor.
ADN2814 Display ADN2814 register 0x4.	ADN2814	Display ADN2814 register 0x4.
CXP Display temperature and voltage from CXP1 and CXP2	CXP	Display temperature and voltage from CXP1 and CXP2
SFP Display information from Small Form Factor Pluggable transceivers	SFP	Display information from Small Form Factor Pluggable transceivers
DDR3 Display values from DDR3 RAM memory	DDR3	Display values from DDR3 RAM memory
ID_EEPROM Display the first 32 bytes of the eeprom memory	ID_EEPROM	Display the first 32 bytes of the eeprom memory
SI5324 Display SI5324 status	SI5324	Display SI5324 status
SI5345 Display SI5345 status	SI5345	Display SI5345 status
LMK03200 Display LMK03200 status	LMK03200	Display LMK03200 status
ICS8N4Q Display ICS8N4Q status	ICS8N4Q	Display ICS8N4Q status
EGROUP [channel] [RAW] Display values from EGROUP registers:	EGROUP [channel] [RAW]	Display values from EGROUP registers:
If no channel is specified, display all available.		If no channel is specified, display all available.
Using Hexadecimal notation if RAW is specified.		Using Hexadecimal notation if RAW is specified.
ALL Display ALL information.	ALL	Display ALL information.

Figure 33: List of all flx-info features

#### 759 6.2.2 flx-config

The flx-config tool allows users to modify specific FELIX control and configuration registers from the command line. This should normally only be done on advice from a member of the FELIX development team. Other features are also available, but these should be considered for experts only unless advised otherwise by the development team. The two primary features users will use will be the 'list' and 'set' features. List mode will dump the values of all FELIX registers to the screen. This will be a large amount of output, but can be searched with e.g. grep for the desired information. To run list mode execute the following command:

767 \$ flx-config list

<sup>768</sup> To change a given register value use the 'set' feature as follows:

769 \$ flx-config set REGNAME=<new val>

<sup>770</sup> In this case REGNAME corresponds to the register to be changed and <new val> to the new value be <sup>771</sup> stored. Once set you can use list mode to confirm the change.

#### 772 6.2.3 flx-init

This tool has the ability to reset the GBT wrapper and transceiver, and should be performed every time the FPGA is reprogrammed (including in case of loss of power). The tool should also be run if the GBT fibres are disconnected at any point before attempting to transfer data once again.

To run the basic initialisation issue the following command:

777 \$ flx-init

<sup>778</sup> If you wish to use more features (if instructed by a member of the development team), consult the help <sup>779</sup> dialog as presented in Figure 34

Usage: flx-init [OPTIONS] Initializes a FLX device.	
General options:	
-d NUMBER	Use card indicated by NUMBER. Default: 0.
-h	Display help.
-D level	Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.
-v	Display verbose output.
-vv	Super verbose mode.
-v	Display the version number
GBT calibration options:	
-s SOFT FIRM	Use SOFTWARE (SOFT) or FIRMWARE (FSM) alignment. Default: SOFT.
-a ONE CONTIUNOUS	Select alignment type. Default: ONE.
-t FEC WideBus	Select transmission mode. Default: FEC.
-e YES NO	Use the descrambler output value. Default: NO.
-f FILENAME	Specify which file will be used to calibrate the delay. Default:/flx_propagation_delay.conf)
TTC calibration options:	
-G NUMBER	Get and display the status of a SI53xx
	Legal values are:
	1 = sI5324
	2 = sI5345
-C	Set the registers of the ICS 8N4Q001L
-X filename	Set a clock to a given frequency using the dangerous mode
-T mode	Set a clock to a given frequency
	Legal values for mode are:
	1 = (SI5324 only on FLX-709) 240 MHz
	2 = TTCfx-v3 and BNL-711 (SI5345) 240 MHz usign legacy code
	3 = TTCfx-v3 and BNL-711 (SI5345) 240 MHz
-I INSEL	To be used in combination with -T or -X. The value given will be written into register HK_CTRL_FMC_SI5345_INSEL
	DEVELVATUES ALES:
1	THE TOP, O STEER (DECT) I STEE OUCLE STEER (DETO)

Figure 34: List of all flx-init features

### 780 **6.2.4 flx-reset**

The flx-reset application makes it possible to selectively reset components of the FELIX firmware, or the complete board, as needed given the situation. This should only be done if advised by a FELIX development team member. To see the list of available parameters please consult the help output as presented in Figure 35.

<sup>785</sup> To reset a given component simply pass the name to flx-reset on the command line:

786 \$ flx-reset COMP\_NAME

Usage: flx-reset [ Tool to reset diff	OPTIONS] erent aspects from the card.
Commands:	
Options:	
FLUSH	Flushes (resets) the main output FIFO toward Wupper.
RESET	Resets the whole Wupper_core.
REGISTERS_RESET	Resets the registers to default values.
SOFT_RESET	Global application soft reset.
ADN2814	Reset the ADN2814.
ALL	Do everything.
Options:	
-d NUMBER	Use card indicated by NUMBER. Default: 0.
-D level	Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.
-h	Display help.
-v	Display the version number

Figure 35: List of all flx-reset features

### 787 **6.2.5 flx-monitor**

The flx-monitor application is a new application dedicated to presenting status information for LTC2991monitored components [14] aboard BNL-711 cards (and thus will not work with a VC-709). To see the list of available parameters please consult the help output as presented in Figure 36.

Note - this tool is currently only available in the developer build, but is documented here for any users
 already working with it. It will be available in the user release from version 3.9.2 (if built) and 4.X
 onwards

Usage: flx-monitor [O Read and decode data	PTIONS] of the LTC2991 devices on a FLX-711
General options:	
-d NUMBER	Use card indicated by NUMBER. Default: 0.
-D level	Configure debug output at API level. 0=disabled, 5, 10, 20 progressively more verbose output. Default: 0.
-h	Display help.
-v	Display the version number
Options:	
-r	Raw dump of the registers of the LTC2991
L	

Figure 36: List of all flx-monitor features

# 794 6.3 Dataflow from Front-end via FELIX to FELIX host PC

### 795 6.3.1 fdaq

Fdaq is the primary tool for testing the FELIX data acquisition path. The tool can run in multiple modes, from waiting for input for FELIX from a front-end source to using one of the two internal data generators on the card. In both modes fdaq will measure and report throughput for the duration of the test. Data can be dumped to a file or discarded upon receipt. If running in discard mode fdaq will check the integrity of the data blocks and chunks it receives (e.g. block headers and chunk sizes). If an error is found the test will, by default, stop and fdaq will report on the first detected error. However, if the '-D' option is used the run will continue with a report printed on all errors received.

Note that this section assumes that your E-links and data generators are configured properly as specified in Section 6.1. In this section we will cover various scenarios, but a list of all options can be found in the help output, which will be similar to that shown in Figure 37.

- 806 Note: in full mode it will likely only be possible to run fdaq or a couple of seconds as you will rapidly
- exceed the maximum rate at which you can write to disc, which will then cause the application to abort to
- avoid buffer overflow. For reference, for a typical SSD this limit is approximately 300MB/s.

```
fdaq version 17103100
Stream data from FLX-card to file(s). Whenever the set maximum file size
is exceeded a new file is created. Every second a status line
with data rates, data totals and memory buffer status is displayed.
(NB: if no filename is provided all data is consumed while checking the data blocks,
    i.e. blockheader and trailers; use -D to *not* terminate after an error is detected.)
Usage: fdag [-h|V] [-D] [-d <cardnr>] [-b <size>] [-e|E] [-f <size>]
            [-i <dma>] [-I] [-r <runnr>] [-t <secs>] [-X] [<filename-base>]
             : Show this help text.
 -h
 -v
            : Show version.
 -D
             : Debug mode on, i.e. output additional info.
  -d <cardnr>: FLX-card to use (default: 0).
 -b <size> : DMA (cmem_rcc) memory buffer size to use, in MB (default 1024, max 4096).
 -e|E
            : Enable FLX-card data generator, internal (e) or
               external (E) (default: false).
  -f <size> : Maximum file size, in MB (default 1024, max 4096).
 -i <dma>
            : FLX-card DMA controller to use (default: 0).
 - T
             : use interrupt to receive data (default: polling)
 -r <runnr> : Run number to use in file names (default: none)
 -t
    <secs> : Number of seconds to do acquisition (default: 1).
 <u>-</u>т
             : Do not add datetime as part of file names.
  -x
             : Stream data from individual e-links to separate files (default: false).
 <filename-base>: Name to be combined with datetime+runnumber+counter of files created
```

Figure 37: List of all fdaq features

### 809 6.3.1.1 Running DAQ Test with External Data Source

The most simple configuration for fdaq to run in is to listen for any data coming into FELIX over the GBT/FULL mode link and measure the bandwidth as this arrives at the host. In this mode the data is discarded. The only parameter a user must define is the time in seconds for which fdaq should perform the test. The default time is 1 second. The syntax is as follows:

814 \$ fdaq -t <time>

<sup>815</sup> For a three second test the output will resemble Figure 38.

```
Consume FLX-card data while checking the data (blockheader and trailers);
stops when an error is encountered
Opened FLX-card 0, firmw 1707020004-5214-GBT-4ch-709 channels=4 (cmem buffersize=1073741824)
**START** using DMA #0
-> 1 sec, Rates: recv
                       0.0 MB/s, file
                                        0.0 MB/s; Total: recvd 0 B, file 0 B; Buffer: 0%, wraps 0
                                        0.0 MB/s; Total: recvd 0 B, file 0 B; Buffer: 0%, wraps 0
                       0.0 MB/s, file
-> 2 sec, Rates: recv
                       0.0 MB/s, file
                                        0.0 MB/s; Total: recvd 0 B, file 0 B; Buffer: 0%, wraps 0
-> 3 sec, Rates: recv
**STOP**
-> Data checked: Blocks 0, Errors: header=0 trailer=0
Exiting.
```

Figure 38: Output from fdaq test

If you would like to dump your data to a file for analysis simply specify a filename after the other command
 line parameters:

818 \$ fdaq -t <time> testfile

This will run as above and produce a time-stamped .dat file in the directory you are running with a name of the format 'testfile-<timestamp>.dat'. You can specify the maximum size for the file with the '-f' option specifying a size in megabytes (default 1024, max 4096). If you would like to split the input from multiple E-links into different files use the '-X' option. The E-link number will be added to the filename.

### **6.3.1.2** Running DAQ Test with Internal Data Generation

A facility to use both data generators within the FELIX card for the purposes of testing is provided by 824 fdaq. The 'internal' generator is connected directly to the data output path of the card (i.e. after input side 825 of the GBT link interface). Data from this generator therefore passes through the full FELIX firmware 826 data path with the exception of the link layer itself. The 'external' data generator is connected to the 827 output path before the GBT layer. This means it can be configured to send data out of a GBT link. If 828 some loopback fibres are connected it is therefore possible to send data out of one GBT transceiver and 829 into another on the same FELIX and therefore test more of the data path. To access these options in fdag 830 one must use the '-e' option for internal data generation and '-E' for external data generation. The output 831 from fdag will be the same as shown for the external source tests. An example is shown in Figure 39. 832

```
Consume FLX-card data while checking the data (blockheader and trailers);

stops when an error is encountered

Opence FLX-card 0, firmw 1707020004-5214-GBT-4ch-709 channels=4 (cmem buffersize=1073741824)

**START(emulator)** using DMA #0

-> 1 sec, Rates: recv 1273.7 MB/s, file 0.0 MB/s; Total: recvd 1273.7 MB, file 0 B; Buffer: 2%, wraps 1

-> 2 sec, Rates: recv 1276.0 MB/s, file 0.0 MB/s; Total: recvd 2549.7 MB, file 0 B; Buffer: 2%, wraps 2

-> 3 sec, Rates: recv 1277.0 MB/s, file 0.0 MB/s; Total: recvd 3826.8 MB, file 0 B; Buffer: 1%, wraps 3

**STOP**

-> Data checked: Blocks 3727840, Errors: header=0 trailer=0

Exiting..
```

Figure 39: Output from fdaq test with internal data generation

# **6.4 Dataflow from FELIX Host PC to Front-end Systems via FELIX**

### 834 6.4.1 fupload

The FELIX software suite makes it possible to transfer data from the FELIX host PC via the FELIX card to the front-end across a GBT link. This is done via the 'fupload' tool. With this tool it is possible to transfer data either from a user defined file, or from the FELIX data generators, to a specified E-link across a GBT connection. The full range of features of the tool can be seen in the help text, as presented in Figure 40.

Note: This tool works with FULL mode firmware versions, but uses a GBT link up to the front-end.

### **6.5 FELIX Configuration Tools**

### 842 6.5.1 felink

The felink tool is a link descriptor interpreter which allows you to work out the E-link ID for a given link given GBT/E-group/E-path (or vice versa). This is intended to be used in conjunction with e.g. fupload to allow users to work out which link ID they should target with their data. Some examples of possible uses will be given below, but you can find all possible options in the help text, as shown in Figure 41.

A list of all valid E-links and coordinates can be seen with list mode, available with the following syntax:

848 \$ felink -1

```
fupload version 17052300
Upload data (test data or from file) to the given FLX-card e-link
The e-link number is provided as a (hex) number directly (-e option), as a set of -G/g/p options, or as a set of -G/I/w options, unless option -R is given.
Checks whether the e-link is valid and configured on the selected FLX-card,
unless option -c is given.
In ASCII data files one line is one data packet (hexadecimal byte values separated by spaces),
while lines starting with certain characters may be used to:
  # insert a comment line
  + insert a packet of the given length containing bytes of the given byte value
  & insert a configurable delay in microseconds between two packets
  > change the e-link number to upload to
Usage: fupload [-h|V] [-D] [-d < cardnr>] [-b < size>] [-c] (-e < elink>)
                  [ (-G <gbt> (-g <group> -p <pat>) | (-I <index> -w <width>)) [-i <dma>]
[-s <bytes>] [-P <patt>] [-f <speed>] [-R] [-t <secs>] [<filename>]
  -h
                  Show this help text.
  –V
               : Show version.
              : DMA (cmem rcc) memory buffer size to use, in MB (default 16, max 4096).
: Contents of <filename> is read as binary data (default: ASCII).
  -b <size>
  -B
  -c
               : Do not check whether e-link is valid on FLX-card.
  -d <cardnr>: FLX-card to use (default: 0).
               : Debug mode on, i.e. display blocks being uploaded.
  – D
  -f <speed> : Speed up default upload rate of about 8MB/s by factor <speed> (default:1)
  -i <dma> : FLX-card DMA controller to use (default: 1).
-P <patt> : Test data pattern: 0=incr, 1=0x55/0xAA, 2=0xFF, 3=incr-per-chunk (default:0).
-r <repeat>: Test data repeat count: upload <repeat>*<bytes> bytes of data (default: 30).
  – R
               : Upload data raw, not as CR from-host datapackets with header.
  -s <bytes> : Number of bytes per chunk to upload (default:32).
  -t <secs> : Number of seconds for DMA time-out or wait until DMA done when 0 (default: 0).
Options to define the e-link to use:
  -e <elink> : E-link number (hex) or use -G/g/p or -G/I/w options.
  -E <elink> : an optional 2nd E-link number to upload to
                 (alternating with the first given E-link number).
  -G <qbt>
                 GBT-link number.
  -g <group> : Group number.
  -p <path> : E-path number.
-I <index> : Index of first bit of e-link in GBT frame.
  -w <width> : e-link width in bits (2, 4, 8 or 16).
  <filename> : Name of file with data to upload (ASCII or binary).
                  or test pattern data if no name is given.
```

Figure 40: List of all fupload features

```
felink version 16092800
Convert a given E-link number into GBT, egroup and epath numbers
as well as GBT and bit-index and width, or the other way around.
The E-link number is provided as a (hex) number directly (-e option),
as a set of -G/g/p options, or as a set of -G/I/w options.
Optionally checks if this E-link is valid and configured on a given FLX-card (option -d),
in either to/from-host direction.
Use option -1 to display a list of valid E-link numbers, optionally in combination with -G or -g options to restrict the list
to certain GBT-links and/or egroups
: this help text
  -V
             : display version
  -d <cardnr>: FLX-card to use (default: 0)
  -e <elink> : E-link number (hex) or use -G/g/p or -G/I/w options
  -G <gbt> : GBT-link number
  -g <group> : Group number
  -l : Show a list of valid E-link numbers (use options -G, -g, -p to restrict the list)
-p <path> : E-path number
  -I <index> : Index of first bit of e-link in GBT frame
  -w <width> : E-link width in bits (2, 4, 8 or 16)
```

Figure 41: List of all felink features

# **6.5.1.1** Finding E-link ID from GBT/E-group/E-path of GBT/Bit address/width

<sup>850</sup> Consider the example where a user wishes to know the E-link ID for a link connected to GBT link 2, <sup>851</sup> within E-group 3 and E-path 4. This can be done as follows:

Filling these in gives results as in Figure 42, from which we can see that the E-link ID is 0x9C. The results also show alternative coordinates for the E-link in terms of GBT bit address and width.

> -bash-4.1\$ felink -G 2 -g 3 -p 4 E-link 09C = GBT #2 group #3 path #4, bit#56 width=2|4

> > Figure 42: Result of E-link ID calculation by GBT/E-Group/E-path

It is also possible to search for link ID using the GBT ID, bit address of the start of the E-link in the GBT frame and E-link width. The syntax is as follows, noting that the index must correspond to a valid E-link start point.

\$\$ \$\$ felink -G <GBT ID> -I <bit address> -w <E-link width>

<sup>859</sup> If a user then wants to search for GBT 1, bit 4 and width 2 the results will be as per Figure 43. This <sup>860</sup> identifies the E-link in question as 0x42.

> -bash-4.1\$ felink -e 0x55 E-link 055 = GBT #1 group #2 path #5, bit#42 width=2 OR bit#40 width=8

> > Figure 43: Result of E-link ID calculation by GBT/bit address/width

These calculations can also be done in reverse, to yield the coordinates of a given known E-link ID. For this use the following syntax:

\$ felink -e <E-link ID in hex>

If as user then wants to know the coordinates of e.g. E-link 0x55 the tool can be used to give the results in Figure 44. From this it can be seen that the GBT ID is 1, the E-group ID 2 and the E-path ID 5. An estimate for the bit address and width is also displayed.

> -bash-4.1\$ felink -G 1 -I 4 -w 2 E-link 042 = GBT #1 group #0 path #2, bit#4 width=2 4

> > Figure 44: Result of E-link coordinate search for a known E-link ID

# 867 **6.5.2 fereverse**

<sup>868</sup> Note: this tool replaces 'feswap', which is now deprecated.

The fereverse tool makes it possible to swap the bit ordering of data propagating through a designated E-links (or set of links). For more details consult the help text, as shown in Figure 45.

<sup>871</sup> In order to use the tool to toggle the bits for a given E-link use the following syntax:

\$ fereverse -d <FELIX ID> -G <GBT ID> -g <E-group ID> -p 1 <set/reset>)

```
fereverse version 17060500
Enable, disable or display the bit-order reversal feature for e-links,
 a setting per e-path (e-link).
Without keyword 'set/reset' the current setting is displayed.
\label{eq:starter} Usage: fereverse \ [-h|V] \ [-d < cardnr>] \ [-G < gbt> \ [-g < group>] \ [-p < path>]] \ [-e < elink>] \ [-f] \ [-t] \ [set|reset] \ [set] \ [reset] \ [set] \ [set] \ [reset] \ [set] \
                                                                  : Show this help text.
          -V : Show version.
-d <cardnr>: FLX-card to use (default: 0).
          -G <gbt> : GBT-link number
-g <group> : Group number (default: all groups).
        -G <qbt>

: E-path number (default: all paths).
: E-link number (hex) or use -G/g/p options.
: Configure FromHost only.

          -p <path>
           -e <elink> :
          – f
                                                                         Configure ToHost only.
Enable e-link bit-reversal
          -t
          set
          reset
                                                                       Disable e-link bit-reversal
```

Figure 45: List of all fereverse features.

- <sup>873</sup> In this case the 'set' option indicates the bits should be switched and 'reset' indicates deactivation of the
- switch. It is also possible to pass the E-link ID directly using the '-e' option. If neither set or reset
- are specified the tool will simply report back the current status. Examples of both cases can be found in
- 876 Figures 46 and 47.

-bash-4.1\$ fereverse -d 0 -G 1 -g 1 -p 1 set GBT 1 egroup 1 epath 1 TH: ENABLED GBT 1 egroup 1 epath 1 FH: ENABLED



-bash-4.1\$ fereverse -d 0 -e 49 reset GBT 1 egroup 1 epath 1 TH: disabled GBT 1 egroup 1 epath 1 FH: disabled



### 877 6.5.3 fgpolar

The fgpolar tool makes it possible for FELIX to adapt to the bit polarity of data produced by front-end systems and sent via a Versatile Link [15] transceiver. The transceiver, by design, swaps the polarity of incoming and outgoing bits (i.e. 0 becomes 1 and vice-versa). Some front-end systems may already account for the swap in their design, but in order to send and receive packets to and from those who haven't this tool configures FELIX to automatically swap the bits for any designated GBT links (and therefore all E-links within). For more details consult the help text, as shown in Figure 48.

<sup>884</sup> In order to use the tool to toggle the polarity of a particular GBT link use the following syntax:

```
$ fgpolar -d <FELIX ID> -G <GBT ID> <set/reset>)
```

In this case the 'set' option indicates the activation of a polarity switch and 'reset' indicates deactivation of the switch. It is also possible to modify the Tx and Rx directions separately using the '-r' and '-r' flags accordingly. By default both will be changed. The expected output from the tool can be found in Figures 49 and 50.

```
fgpolar version 17060900
Configure or display the GBT transceivers RX and TX polarity.
Usage: fgpolar [-h|V] [-d <cardnr>] [-G <gbt>] [set|reset]
  -h
            : Show this help text.
  -v
             : Show version.
  -d <cardnr>: FLX-card to use (default: 0).
  -G <gbt> : GBT-link number.
             : Configure RX only.
  -r
             : Configure TX only.
  -t
             : Set reverse polarity for given GBT transceiver(s).
  set
            : Set default polarity for given GBT transceiver(s).
  reset
 (without keyword set/reset the current setting is displayed)
```

Figure 48: List of all fgpolar features.

```
-bash-4.1$ fgpolar -d 0 -G 1 set
GBT 1 RX polarity: 1
GBT 1 TX polarity: 1
```

Figure 49: Using fgpolar to swap bit polarity.

-bash-4.1\$ fgpolar -d 0 -G 1 reset GBT 1 RX polarity: 0 GBT 1 TX polarity: 0

Figure 50: Using fgpolar to disable bit polarity swap.

### 890 6.5.4 feconf

feconf is a command line tool providing some of the functionality of elinkconfig. With this tool it is possible to upload a pre-defined E-link configuration file (.elc format) to a FELIX card. Alongside the basic configuration, feconf also makes it possible to configure the FELIX firmware date generators. For more information on the meaning of each parameter, consult Section 6.1 on elinkconfig. For a full list of commands consult the help text, as shown in Figure 51.

feconf version 17032900
Upload an e-link configuration from file (generated by elinkconfig) to the given FLX-card,
and generate and upload matching emulator data contents.
Usage: feconf [-h V] [-d <cardnr>] [-s <chunksz>] [-w] [-R] [-I <idles>] <filename></filename></idles></chunksz></cardnr>
-h : Show this help text.
-V : Show version.
-d <cardnr> : FLX-card to use (default: 0).</cardnr>
-n : Don't write the configuration, just read and display some info.
-R : Generate emulator data chunks with 'random' size.
-s <chunksz>: Emulator data chunksize to generate (default: 32).</chunksz>
-w : Generate emulator data chunksize dependent on e-link width (default: false).
-I <idles> : The number of idles between generated emulator data chunks (default: 8).</idles>
<filename> : Name of .elc file with FLX-card e-link configuration.</filename>

Figure 51: List of all feconf features.

### 896 6.5.5 femu

<sup>897</sup> The femu tool gives users command line control over the FELIX firmware data generators, both in the

<sup>898</sup> from and to host directions. The full range of features of the tool can be seen in the help text, as presented <sup>899</sup> in Figure 52.

femu version 17040400
Show or configure 'FanOut-Select' registers and start/stop emulator.
Usage: femu $[-h V]$ $[-d < cardnr>]$ $[-e E n]$ $[-1]$
-h : Show this help text.
-V : Show version.
-d <cardnr>: FLX-card to use (default: 0).</cardnr>
-e E n : Enable FLX-card data emulator, internal (e) or external (E) or disable emulator (n).
When no option is given the current status is displayed.
-f : When disabling emulator set TOHOST FANOUT to emulator (default: to external).
-l : 'Unlock' FanOut-Select registers.
-L : 'Lock' FanOut-Select registers.

Figure 52: List of all femu features

### 900 **6.5.6 feto**

<sup>901</sup> The feto tool gives users command line control over the FELIX block timeout at the level down to

<sup>902</sup> individual E-links. If enabled FELIX will time out incoming data blocks taking longer than a designated

<sup>903</sup> period to arrive and attach a timeout trailer to the block. The block will then be transferred to the host as

<sup>904</sup> normal. The full range of features of the tool can be seen in the help text, as presented in Figure 53.

```
feto version 17072600
Enable, disable or display the instant time-out setting,
a setting per e-path (e-link), or the so-called global time-out
and associated time-out counter (number of clocks until time-out),
or the TTC time-out and associated counter.
Without keyword 'set/reset' the current setting of the requested
(group of) time-outs is displayed.
Usage: feto [-h|V] [-d < cardnr>] [-G < gbt> [-g < group] [-p < path>]]
            [-e <elink>] [-T] [set reset] [<globcntr>]
             : Show this help text.
  -h
  -V
             : Show version.
  -d <cardnr>: FLX-card to use (default: 0).
            : GBT-link number.
  -G <gbt>
  -g <group> : Group number (default: all groups).
  -p <path> : E-path number (default: all paths).
  -e <elink> : E-link number (hex) or use -G/g/p options.
  -T
             : Read or configure TTC time-out.
  set
             : Enable time-out.
  reset
             : Disable time-out.
  <globcntr> : Global or TTC time-out counter value to set.
```

Figure 53: List of all feto features

## 905 6.5.7 fflash

The fflash tool is designed specifically for programming FLASH memory modules aboard BNL-711 from a .mcs formatted firmware image. Note that at this point, any reprogramming of the fpga from flash will require either a reboot or PCIe hotplug operation (see Section 4.2.6.1 for details) to return the board to normal operation with the new firmware image in place. A full listing of commands is available in Figure 54.

```
fflash version 17120600
Tool for programming, verifying, erasing or dumping firmware images
in BNL-711 FLX-card flash memory, or loading the selected firmware into the FLX-card.
Usage: fflash [-h|V] [-d <cardnr>] -f <flashnr> [-E] [-D] [-F] [-L|I]
              [-s <saddr>] [-u <uaddr>]] [<filename>] [prog]
  -h
              : Show this help text.
  -v
              : Show version.
  -d <cardnr> : FLX-card to use (default: 0).
  -D
             : Read and display contents of the selected flash partition or flash file.
  -E
              : Erase the selected flash partition.
  -f <flashnr>: Flash memory segment partition [0..3] to dump, to erase,
                to verify or to program (no default).
              : Use the (slow) word-by-word instead of (fast) page programming method.
  -F
  -1
              : Generate an INIT_B pulse on the FLX-card (to reset flash devices).
 -L : Load firmware from the given flash partition into to card.
-s <addr> : I2C-switch I2C-address (hex, default=0x70, with -L option).
             : uC I2C-address (hex, default=0x68, with -L option).
  -u <addr>
  <filename> : Name of MCS file to dump, verify or program.
 prog
              : Literal text string to initiate flash programming
                (or else flash verification will take place).
Examples:
Read and dump to screen flash memory image partition #2:
  fflash -f 2 -D
Erase flash memory partition #2:
  fflash -f 2 -E
Verify flash memory partition #2 against mcs file <filename>:
 fflash -f 2 <filename>
Program flash memory partition #2 with the contents of mcs file <filename>:
  fflash -f 2 <filename> prog
Load flash memory image partition #2 into the card:
  fflash -f 2 -L
Extra:
Read and dump to screen the memory image in mcs file <filename>:
  fflash -D <filename>
```

Figure 54: List of all fflash features.

# 911 6.6 General Debugging Tools

### 912 6.6.1 fcheck

fcheck is a debugging tool which can analyse the .dat files produced by the fdaq tool and check for data integrity issues. The tool will perform checks on a file to a specified degree of severity. For more details on each level consult Figure 55. As well as running checks, the tool can also be used to dump selected data blocks to screen, either split into data chunks or as raw data, to facilitate closer inspection of any issues found. To run the check, specify the file name and check detail level as follows:

#### 918 \$ fcheck -B <severity> testfile.dat

A full list of features available with fcheck can be seen in the help text, as shown in Figure 55

fcheck version 17102000
Usage: fcheck [-h V] [-A] [-B <id>] [-c C D] [-F <blocks>] [-S <blocks>] [-e <elink>] [-t T] [-0] <filename></filename></elink></blocks></blocks></id>
-h : Show this help text.
-V : Show version.
-A : Interpret chunks that could be GBT-SCA frames.
-B <id> : Do a check on (emulator) data blocks according to <id>,</id></id>
and display a data summary (default: 2).
0: Check for proper block headers at 1k boundaries,
for each block 1 line of output is produced.
1: Same as 0, but only when an error is found a line is output.
2: Full integrity checking of blocks, starting from
the block trailer going through all chunks.
3: Same as 2, including a check on expected emulator data payload,
which must constitute an incrementing byte.
<ol> <li>Same as 3, but inconsistent maximum values of LIID are not reported.</li> </ol>
-c : Display data 'raw' datablocks (default: chunk data) (option -F)
-C : Display chunk data bytes only, nothing else.
-D : Display only whole data chunks, i.e. the user's data frames.
-e <elink> : E-link number (hex) to filter for block check or block display.</elink>
-F <blocks>: Dump <blocks> 1K data blocks to display (overrules data check option -B).</blocks></blocks>
Chunk types: BOTH="<<", FIRST="++", LAST="&&", MIDDLE="==", TIMEOUT="]]", NULL="@@",
OUTOFBAND="##" and "TE" for chunk truncation/error.
-S <blocks>: Skip <blocks> of data blocks before starting check or display.</blocks></blocks>
-t : Do NOT report chunk truncation/error/CRCerror.
-T : Do NOT report chunk CRCerror.
-0 : Do NOT display time-out chunkdata bytes (zeroes).
<filename> : Name of file containing data to check or display.</filename>

Figure 55: List of all fcheck features

### 920 6.6.2 fedump

The fedump tool is designed to make it possible to dump data arriving at FELIX to the screen for debugging purposes. Users of the tool can filter the data stream by E-link ID and FELIX card number, as well as having the option of displaying the data in raw format. More advanced options are available, but should only be used in consultation with the FELIX developers. For more details consult the help text, as shown in Figure 56.

### 926 6.6.3 fec

The fec tool is designed for the communication with a GBT-SCA chip present on a remote hardware system connected to FELIX via GBT links. Commands are read and written using the EC link component of the GBT protocol. The tool makes it possible to send pre-programmed signals to the GBT-SCA, as well

as custom command strings. For a full list of commands consult the help text, as shown in Figure 57.

Figure 56: List of all fedump features.



Figure 57: List of all fec features.

#### 931 6.6.4 fuptest

The fuptest tool makes it possible to transfer data from the FELIX data generators (with more fine-grained pattern control than with ()fupload), to defined E-links across a GBT connection. The tool will then expect to receive the same data back via loopback (via the same link or another). The full range of features of the tool can be seen in the help text, as presented in Figure 58.

<sup>936</sup> Note: This tool works with FULL mode firmware versions, but uses GBT links up to the front-end.

### 937 6.6.5 fplayback

fplayback is an advanced testing tool (GBT mode only) with the ability to upload data to the FELIX card for transfer out of a the GBT link (multiple E-links) and then receive the same data back before confirming it's integrity by comparison with the original. The data files expected by this tool are the of the .dat format produced by fdaq. The tool requires that your FELIX card be connected either with external loopback fibres or for a longer loop via a remote front-end system. In order to use the tool pass the .dat filename as well as optional parameters for amount of blocks to transfer (-F, default all) and to data from a given E lick ( $\sim$ ) From the tool requires that form lick to the file of the state of th

E-link (-e). For example, to send 500 blocks from 'testfile.dat' for E-link 5 do the following:

```
fuptest version 17022800
Uploads test data to every E-link of the given width of the given FLX-card in turn;
optionally select a single GBT (-G).
Checks whether the e-link is valid and configured on the FLX-card,
unless option -c is given.
Expects to receive the data in a loopback on the same e-link number,
unless option -e is given
The data is checked byte-for-byte for correctness.
Usage: fuptest [-h|V] [-d <cardnr>] [-b <size>] | [-G <gbt>]
                  [-s <bytes>] [-r <chunks>] [-P <patt>] [-w <width]
                  [-c] [-e] [-I] [-R]
  – h
               : Show this help text.
               : Show version.
  -v
  -b <size> : DMA (cmem_rcc) memory buffer size to use, in MB (default 16, max 4096).
               : Do not check whether e-link is valid on FLX-card.
  -c
  -d <cardnr>: FLX-card to use (default: 0).
  -e
               : Loopback not necessarily on the same e-link number (default: receive = upload e-link).
  -G <gbt>
               : GBT-link number (default: all).
  -I : use interrupt to receive data (default: polling)
-P <patt> : Test data pattern: 0=incr, 1=0x55/0xAA, 2=0xFF, 3=incr-per-chunk (default:0).
-r <chunks>: Test data chunk count: upload <chunks>*<bytes> bytes of data (default: 30).
  -R : Do not receive replies (use e.g. 'fedump' for that).
-s <bytes> : Number of bytes per chunk to upload (default:32).
  – R
  -w <width> : E-link width in bits (2, 4, 8 or 16, default:2).
```

Figure 58: List of all fuptest features

945 \$ fplayback -e 5 -F 500 testfile.dat

For an fplayback to be successful there are 2 conditions to be met: firstly, the integrity check should not

return any errors (provided the original file is without errors), and the number of chunks (and bytes) per

<sup>948</sup> E-link written to the resulting file should be identical to the original file.

<sup>949</sup> For a full list of options for fplayback you can view the help information, as shown in Figure 59.

```
fplayback version 17100900
Upload data from FLX-card data blocks from an 'fdaq'-generated file to an FLX-card.
Usage:
fplayback [-h|V] [-d <cardnr>] [-F <blocks>] [-i <dma>] [-e <elink>] [<filename>]
-h : Show this help text.
-V : Show version.
-d <cardnr>: FLX-card to use (default: 0).
-e <elink> : Upload only the data blocks for E-link number <elink>.
-F <blocks>: Number of blocks to upload (default: all in file).
-f <speed> : Speed up default upload rate of about 8ME/s by factor <speed> (default:1)
-i <dma> : FLX-card DMA controller to use (default: 1).
<filename>: Name of file with data blocks to upload.
```

Figure 59: List of all fplayback features

# **6.7 Remote Hardware Command and Configuration Tools**

### 951 6.7.1 fic

The fic tool is designed for communication with a GBTx chip present on a remote system connected to FELIX via GBT links. Commands are read and written using the IC link component of the GBT protocol. With this tool it is possible to read and write data to a specific GBTx address for the propagation of command and configuration information as part of debugging or preparation of front-end components for a data taking session. For a full list of commands consult the help text, as shown in Figure 60.

```
fic version 17082800
Tool to read or write GBTX registers through the IC-channel of an FLX-card GBT link:
read or write data byte from or to the given GBTX register address at the receiving end of the given FLX GBT-link or
write to multiple consecutive GBTX registers with data read from a file.
Provide a file name *or* option -a with an address and an optional additional byte value to read or write a single register.
Without option -a or file name all registers are read out and displayed
either in one IC read operation or one-by-one (option -o).
Usage:
 fic [-h|V] [-d <cardnr>] [-G <gbt>] [-I <i2c>] [-T] [-a <addr> [<byte>] | <filename>]
  -h
-V
               : Show this help text.
: Show version.
  -a <addr> : GBTX register address (hex) to read or write.
  -d <cardnr>: FLX-card to use (default: 0).
              : GBT-link number.
  -G \langle qbt \rangle
  -I <i2c>
               : GBTX I2C address.
                : When reading all registers, do it one-by-one (default: one multi-reg read op)
  -0
               : Display time the operation took (in us).
: Byte value (hex) to write to GBTX register <addr> (option -a).
  -T
 <byte>
 <filename>
               : Name of file with GBTX register data to upload.
Examples:
  fic -G 1 -I 3
  fic -G 1 -I 3 gbtx-config.txt
  fic -G 1 -I 3 -a 34
fic -G 1 -I 3 -a 34 56
```

Figure 60: List of all fic features.

### 957 6.7.2 fgconf

- The fgconf tool makes it possible to read and write GBTx registers accessible via i2c through a GBT-SCA
- <sup>959</sup> chip. For a full description please consult the help output as per Figure 61:

```
fgconf version 17040700
Tool to read or write GBTX registers via an I2C-channel of a GBT-SCA chip,
connected to any FLX-card GBT (2-bit HDLC) E-link:
read or write byte from or to the given GBTX register address or
write to multiple consecutive GBTX registers with the contents of a file.
(ASCII file: 1 byte value (hex) per line,
e.g. TXT file generated by the GBTX Programmer tool).
Provide a file name *or* use option -a with an optional additional byte value
to read or write a single GBTX register or without option -a to read all registers.
Usage:
fgconf [-h|V] [-d <cardnr>] [-G <gbt> [-g <group> -p <path>]] [-e <elink>] [-R] [-W]
-C <ichan> -I <iaddr> -a <addr> [<byte>] | <filename>
            : Show this help text.
  -h
  -V
             : Show version.
  -d <cardnr>: FLX-card to use (default: 0).
  -G <gbt>
            : GBT-link number.
  -g <group> : Group number (default: 7=EC).
  -p <path> : E-path number (default: 7=EC).
  -e <elink> : E-link number (hex) or use -G/g/p options.
  -R
            : Reset GBT-SCA.
  -W
            : Read writable registers only (default: all).
  -C <ichan> : GBT-SCA I2C channel.
 -I <iaddr> : GBTX I2C address.
  -a <addr> : GBTX register number (decimal).
 <byte>
            : Byte value (hex) to write to GBTX register <addr> (option -a).
 <filename> : Name of file with GBTX register data to write to consecutive registers.
=> Examples:
Read all registers of GBTX (I2C address 1) connected to GBT-SCA I2C-channel 0,
GBT-SCA connected to FLX-card GBT link 3 EC-link:
 fgconf -G 3 -C 0 -I 1
Read GBTX register 32:
 fgconf -G 3 -C 0 -I 1 -a 32
Write 0xA5 to GBTX register 32:
  fgconf -G 3 -C 0 -I 1 -a 32 A5
Write contents of GBTX-conf.txt to GBTX registers:
  fgconf -G 3 -C 0 -I 1 GBTX-conf.txt
```

Figure 61: List of all fgconf features.

# **7 Felixcore Application and NetIO**

# **961 7.1 Operational Principles**

The FELIX core application (called *felixcore*) is the central process of a FELIX system. The user interacts with the felixcore application via network endpoints to receive data from E-links or to send data to E-links. Systems such as software RODs, DCS, calibration and monitoring systems all connect with FELIX via felixcore.

Felixcore also supports monitoring of operational data via a web front-end and publishing of E-link information via the FELIX bus system.



Figure 62: The architecture of the FELIX core application.

<sup>968</sup> Figure 62 shows a diagram of the architecture of the FELIX core application. In the case of a system with

<sup>969</sup> multiple FLX cards, one application can be run per card.

# 970 **7.2 Configuration**

The configuration parameters of the felixcore application are listed in Figure 63. The parameters can be passed to the application either on the command line or as part of a file.

felixcore - FELIX Core Application Usage: felixcore [options] Run with card: 'felixcore' Run with file: 'felixcore -f <file> --notoflx' Run with data generator: 'felixcore -g --notoflx' All Options: General Options: -t, --threads N -p, --port N Run with the specified number of threads (0 = number of cores) [default: 0] Run on selected port number [default: 12345]. Receive slow control data on this port [default: 12340]. Receive busy control signals on this port [default: 12341]. Use the given NetIO backend [default: posix] -r, --recv\_port N -P, --busy\_port N -B, --netio\_backend (posix|fi\_verbs) -l, --logfile <file> Write logs to the given filename -b, --buffer N Free Buffer size in kBlocks per thread [default: 2000]. -g, --data\_generator Use internal data generator. Use internal ttc generator elink #0. Use queue 'rwq' or 'tbb' [default: rwq] Do not check block before dispatch. --ttc\_generator --queue (rwq|tbb) --nocheck Do not start the To-FLX thread Elink offset for this FelixCore [default: 0]. --notoflx --felix\_id <id> --data\_interface <iface> Interface to publish data [default: default]. --monitoring\_interface <iface> Interface to publish monitoring information [default: default]. --noweb Disable web server. -w, --web\_port N Port for webserver [default: 8080]. Commandline Options: -h, --help -V, --version Display this help. Display version. -c, --config <file> --config-write <file> Load configuration from the specified YAML file. Store configuration in the specified YAML file. -f, --file <file> Use the given filename as input. Card Options: -m, --memory N --init Allocate CMEM memory in Gbyte [default: 2]. Execute init only. --interrupts Use interrupts. --poll\_time T Poll time in us [default: 1000]. --dma D Use dma channel [default: 0]. Pattern to switch on emulators to Host [default: 0]. --emu\_to\_host <pattern> --emu\_from\_host <pattern> Pattern to switch on emulators from Host [default: 0]. --elinks <elinkrange> Elink numbers/number range. Data Generator Options: --fixed\_chunks --chunk\_size\_fixed N Use fixed chunk size. Fixed size of chunks [default: 1018]. --rate\_control\_bool Use rate control. --chunk\_size\_min N --chunk\_size\_max N Minimum size of chunks [default: 128]. Maximum size of chunks [default: 4096]. Minimum number of elinks [default: 50]. Maximum number of elinks [default: 150]. --e\_link\_min N --e\_link\_max N --e\_link\_ID\_min <id> Maximum ID of elinks [default: 1]. Maximum ID of elinks (<2048) [default: 255]. --e\_link\_ID\_max <id> --period T Period in ms [default: 100]. -max\_overshoot T Max overshoot in ms [default: 10]. --duration T Duration in s (0 = run forever) [default: 0]. Debug Options: --data (real | short | long | mixes | none) Stream data as given type [default: real]. --nostats Disable statistics. --display stats Print out statistics. --nohistos Disable histograms. --trace Enable tracing.

Figure 63: Command line interface options for the felixcore application. Each option can also be set in the configuration file. The option key in that case is the long option without the leading dashes.

# 973 7.3 Monitoring

### 974 7.3.1 FelixCore Native Monitoring

The felixcore application provides monitoring and status information via a web front-end. By default the web front-end is available on port 8080. To access the web front-end use a web browser and point it to *http://hostname:8080.* Figure 64 shows a screenshot of the web app.

Statistics General Free Memory Elinks From-Host Threads #: 16195532 2 097 120 1492515998 2 097 110 2 097 100 0.79 MChunks 0.54 MBlocks / s block\_rate chunk rati 0.26 MChunks / s 1000 Elink # throughput 0 Mbyte / s Rate Elinks To-Hos Chunk Length 1 Blocks 0.6 Block avg\_q 1000 Elink 2k byte 0 Chunk Queue Size Ports # 128 Subchunk Length 0 Chunk 0 Blocks adBlocke 0 Chunk size\_error\_chu 0 Chunks error\_chunks truncated\_chunks 0 Chunks Throughput Queue Siz Subchunk Types B/S

Figure 64: Screenshot of the integrated felixcore monitoring web app

### 978 7.3.2 Monitoring with felix-web-mon

Felix-web-mon is a user oriented web visualisation application for real time monitoring of FELIX metrics through live charts as well as visualisation of historical data. It uses the FELIXbus system to autodiscover FELIX nodes in the same local subnet. Metrics are continuously recorded into a *mongodb* database, making it possible to plot historical charts at a later time. Users should make use of this tool if they require more flexible monitoring with the option of historical archiving of monitoring data.

# 984 **7.3.2.1** Compilation

Felix-web-mon is currently provided as standalone package. Users wishing to compile it should get the source and instructions from gitlab at the address below.

987 https://gitlab.cern.ch/atlas-tdaq-felix/felix-web-mon

# 988 **7.3.2.2** Usage

<sup>989</sup> When installed on a machine (see README.md in gitlab for detailed installation instructions), the web

<sup>990</sup> application can be accessed under the address <hostname>:8000. Here users will be presented with a <sup>991</sup> front page as shown in Figure 65.



Figure 65: felix-web-mon front page

- <sup>992</sup> The user interface consists of the following parts:
- **Menu bar:** as shown on the top left of Figure 65. A simple menu with 2 links: a folder icon for history data plots, and a live link to come back to live mode.
- **Status bar:** as shown in Figure 66. Displays some information like the client-server connection status, the number of connected hosts and the mode 'live' or 'history'. Figure-12: Status bar
- **FELIX hosts list:** as shown in Figure 67. Displays the FELIX hosts that are connected and automatically discovered by the FELIXbus API. An icon next to the name of each item shows the status 'disconnected' (red) or 'connected' (green) of each host.
- **Charts area:** In this panel there are tabs Statistics, Configuration and History (hidden by default) for each connected FELIX host. The Statistics tab (Figure 14), loaded by default, shows live charts of metrics. Clicking on an item in the FELIX hosts list on the left displays the chart area of the corresponding host.
- **The Configuration tab:** showing the configuration data of corresponding FELIX host (Figure 68).
- **The History tab:** shown only when a user clicks to load history data on the folder icon in the menu bar (Figure 69).

Server status	Mode	Connected Hosts	
RUNNING	LIVE	1	

Figure 66: felix-web-mon status display

Server status	Mode	Connected Hosts	
RUNNING	LIVE	1	

Figure 67: felix-web-mon host list

Monitoring 🕇									Liv
LIX HOSTS								Statistics	Config
5E45 🗸	General			Card		Data Generator			
	Name	Value	Unit	Name	Value	Unit	Name	Value	Unit
	logfile			memory	2	MBlocks	fixed_chunks	false	
	debug_dump_chunks	false		tlp	0xfffffff	byte	rate_control_bool	false	
	threads	1		interrupts	false		period	100	s
	port	12345		poll_time	1	ms	max_overshoot	10	ms
	port_recv	12340		init	false		duration	0	ms
	netio_backend	posix		dma	0		e_link_min	50	
	data_generator	false		emu_to_host	0x00000000		e_link_max	150	
	queue	rwq		emu_from_host	0x00000000		e_link_ID_min	0x00000000	
	nocheck	false					e_link_ID_max	0x000000ff	
	notoflx	true		Debug			chunk_size_fixed	1	kbyte
	buffer	2	MBlocks	Name	Value	Unit	chunk_size_min	130	byte
	felix_id	0x0000000		Humo	Taluo	onit	chunk_size_max	4.1	kbyte
	interface	default							
	noweb	falso							

Figure 68: felix-web-mon config page



Figure 69: felix-web-mon history page

# **7.4 FelixCore Examples**

When running with multiple threads, FELIX will publish data on multiple TCP/IP ports. The examples 1008 are all started with 1 thread using the option -t 1. This ensures that all data is published on a single 1009 TCP/IP port (default 12345), which facilitates debugging. To read out data from a felixcore application 1010 that is started as in the examples below, use a client (for example netio-cat or fatcat), and point it to 1011 port 12345 of the FELIX host. Of course, running with only one worker thread limits performance and, 1012 depending on the workload, FELIX might not be able to keep up with the load. In that scenario increase 1013 the number of worker threads accordingly. The tool felix-bus-list can be used to obtain the mapping 1014 of E-links to TCP ports of a FELIX system. 1015

<sup>1016</sup> A running felixcore instance can be stopped by pressing Ctrl+\.

# 1017 7.4.1 Tests without an FLX Card

- Starting felixcore with input from a file (no card required):
- 1019 \$ felixcore -t 1 -f path/to/file.blocks --notoflx
- Starting felixcore with the internal software datagenerator (no card required):
- 1021 \$ felixcore -t 1 --data\_generator --ttc\_generator --notoflx

# 1022 7.4.2 Tests with an FLX Card

• Starting felixcore with one processing thread and emulators enabled. Emulators are configured to send data via PCIe to the FELIX host software.

1025 \$ felixcore -t 1 --emu\_to\_host 0xff

<sup>1026</sup> E-link and emulator data configuration can be adjusted with the elinkconfig tool.

• Starting felixcore with one processing thread and emulators enabled. Emulators are configured to send data via detector links to external receivers or via loopbacks back to the FLX card:

# 1029 \$ felixcore -t 1 --emu\_from\_host 0xff

- <sup>1030</sup> E-link and emulator data configuration can be adjusted with the elinkconfig tool.
- Send a message to a running felixcore instance that will forwarded to E-link 15.

<sup>1032</sup> \$ felix-dcs -H 192.168.15.1 -e 15 -m "hello world!"

Note: The tool felix-dcs is obsolete and will be discontinued in the future. The functionality will
 be integrated in the new tool fatcat.

# **7.5** Connecting to a felixcore instance using NetIO tools

The felixcore application uses the NetIO publish/subscribe system to distribute data. The tool netio-cat can be used to analyze published data. For example,

<sup>1038</sup> \$ netio-cat subscribe --host 192.168.15.2 -t 15 -t 42 -e raw

will let netio-cat subscribe to E-links 15 and 42 of the felixcore application running on the host 1040 192.168.15.2 with the default port 12345. The encoding is set to *raw*, which will simply write a 1041 hexdump of each received message. For other formatting and subscription options, see netio-cat 1042 -h.

# **7.6** Connecting to a felixcore instance using FATCAT

FATCAT is an advanced analysis and test client for FELIX and the successor of multiple ad-hoc tools like felix-client and felix-dcs. The application is currently experimental. For help options see

# 1046 \$ fatcat -h

In the future fatcat can be used to debug data streams coming from FELIX, send data to detectors via
 FELIX, record data to disk, manage data subscriptions among multiple FELIX hosts, benchmark FELIX
 systems and analyze recorded data.

### 1050 7.7 Discovering E-links with the FELIX BUS system

Clients that want to receive data from or send data to specific E-links need to know by which FELIX
 instances the desired E-links are managed. The FELIX BUS system is used for this purpose. FELIX
 instances broadcast at regular intervals information about connected E-links. Clients can retrieve this
 information and build internal lookup tables using the library libfelixbus.

The E-Link IDs published by felixcore are global E-link IDs, i.e. they uniquely identify E-links across all FELIX hosts. This requires that the FELIX ID (command line option -felix\_id) is set to a unique number for each felixcore instance. The default FELIX ID 0 is fine to use for tests where only a single FELIX is running.

<sup>1059</sup> The tool felix-buslist can be used to display the tables:

```
$ felix-buslist -t
1060
    Tables in FelixBus (ctrl\ to quit)
1061
1062
    FelixTable::print(): table.size()=4
1063
1064
    PeerId
                                         FelixTD
                                                                             Address
    1950EDDFD4821AF225D99EBCE9B22152
                                         0468680B8D9D0388D8D1078B725D2E3B
                                                                            tcp://10.193.16.62:12345
1065
     1950EDDFD4821AF225D99EBCE9B22152
                                         238B9263BA79A05378652F433A25C949
                                                                             tcp://10.193.16.62:12348
1066
     1950EDDFD4821AF225D99EBCE9B22152
                                         4E418C3646578B46FD939AF6AC5FFB5B
                                                                             tcp://10.193.16.62:12346
1067
     1950EDDFD4821AF225D99EBCE9B22152
                                         C87FAE7D74FC1D99BFB454ACD74EBA23
                                                                             tcp://10.193.16.62:12347
1068
1069
    ElinkTable::print(): table.size()=10
1070
                                                                             ElinkId
1071
    PeerId
                                         FelixId
    1950EDDFD4821AF225D99EBCE9B22152
                                        238B9263BA79A05378652F433A25C949
                                                                            3735579
1072
    1950EDDFD4821AF225D99EBCE9B22152
                                         C87FAE7D74FC1D99BFB454ACD74EBA23
                                                                             3735580
1073
    1950EDDFD4821AF225D99EBCE9B22152
                                         4E418C3646578B46FD939AF6AC5FFB5B
                                                                            3735591
1074
    1950EDDFD4821AF225D99EBCE9B22152
                                         0468680B8D9D0388D8D1078B725D2E3B
                                                                            3735618
1075
    1950EDDFD4821AF225D99EBCE9B22152
                                         238B9263BA79A05378652F433A25C949
                                                                             3735676
1076
    1950EDDFD4821AF225D99EBCE9B22152
                                         C87FAE7D74FC1D99BFB454ACD74EBA23
                                                                             3735701
1077
    1950EDDFD4821AF225D99EBCE9B22152
                                         4E418C3646578B46FD939AF6AC5FFB5B
                                                                             3735729
1078
    1950EDDFD4821AF225D99EBCE9B22152
                                         0468680B8D9D0388D8D1078B725D2E3B
                                                                             3735732
1079
    1950EDDFD4821AF225D99EBCE9B22152
                                        238B9263BA79A05378652F433A25C949
                                                                             3735739
1080
    1950EDDFD4821AF225D99EBCE9B22152
                                        C87FAE7D74FC1D99BFB454ACD74EBA23
                                                                            3735741
1081
```

The example shows that there is one felixcore instance running (peer ID 1950...) with four threads (FELIX ID 0468..., 238B..., 4E41..., C87F...), each reachable on a separate TCP port. This felixcore instance handles 10 different E-Links which are distributed among the four worker threads.

# 1085 7.8 Debugging

### **7.8.1 Using the FelixCore event tracing framework**

FelixCore includes a trace framework that can be used to gain a better understanding about latencies added
 by individual parts of a communication chain or to get detailed information about the dataflow of a single
 message through the system. The trace framework operates by logging events with precision timestamps
 to a file.

<sup>1091</sup> To enable the trace framework, start the felixcore application with the option --trace. FelixCore will <sup>1092</sup> then timestamp events and record these events in a file "trace.csv" in the current working directory. <sup>1093</sup> The contents of trace.csv will contain of lines similar to this:

20605900, MSG\_RECV, 0
 20606530, FROMHOST\_BLOCK\_WRITE\_START, 0
 20606584, FROMHOST\_BLOCK\_WRITE\_COMPLETE, 0

<sup>1097</sup> The CSV file contains three columns.

- 1098 1. The first column contains the timestamp of the event in microseconds.
- <sup>1099</sup> 2. The second column contains the type of the event. Currently we have these events:
- 1100 **TOHOST\_BLOCK\_READ** Issued when a 1 kB block is read from the FLX card
- **FROMHOST\_BLOCK\_WRITE\_START** Start of DMA transfer of blocks to the FLX card
- **FROMHOST\_BLOCK\_WRITE\_COMPLETE** DMA transfer to the card completed
- <sup>1103</sup> MSG\_RECV A message was received from the network for an E-link

<sup>1104</sup> **MSG\_SEND** A data chunk is published and is being sent to clients in the network

3. The third column contains an E-Link id that associates an event with an E-link if applicable.

Note that the trace.csv file is \*not sorted by timestamp\*. If needed, the events in the file need to be sortedin a post-processing step.

# **8 Resources for Front-End Developers**

This section is aimed at collecting useful information for front-end developers to aid the design and implementation of front-end firmware/hardware for interaction with FELIX. Useful tips based on experience so far will also be presented, in a section that will grow over time as more feedback is received.

# 1112 **8.1 FELIX Firmware Modules for Front-end Users**

The FELIX team have produced a number of self contained firmware modules which are intended for integration into front-end firmware both for testing and production purposes. These will make it possible to test data transfer functionality from the output layer of the front-end firmware to FELIX and beyond, before integrating more of the front-end logic. These modules can be divided up between GBT and FULL mode use cases.

# 1118 8.1.1 Downloading Firmware Source

A full description (including diagrams) of the modules discussed below, as well as the relevant firmware source, is available on the FELIX project distribution site:

https://atlas-project-felix.web.cern.ch/atlas-project-felix/user/dist/
nu22 examples/

The site contains multiple revisions, for compatibility with different FELIX firmware versions. GBTcompatible packages are labelled 'ElinkInterfaceSources' and FULL mode-compatible packages are labeled 'FullmodeInterfaceSources'. Please consult the documentation within the files for compatibility information.

# 1127 **8.1.2 GBT Test Modules**

From a GBT perspective the modules provided depend on whether the GBT implementation is in an FPGA or with a GBTX chip. Common to both is a simple data generator module, which generates an incrementing counter and can be attached to the input port of the GBT module to provide a basic data source for link testing.

# 1132 **8.1.2.1 GBT-FPGA**

For FPGA-based GBT a module will be provided to wrap and drive the GBT link in communication with FELIX (in both directions). All modules will be fully compatible with the official GBT-FPGA core [16].

# 1135 **8.1.2.2 GBTx**

For GBTx chips all that is needed is to connect the provided data generator to a chip e-port, thus providing data on one E-link across the GBT.

# 1138 8.1.3 FULL Mode Test Modules

# 1139 8.1.3.1 Link Layer Tests

For FULL mode implementations the FELIX developers provide a link layer test package, making it possible to verify functionality at transceiver level (e.g clock jitter stability, cleaning and configuration). Users should be able to integrate this into their front-end design for basic tests before implementing higher level link protocols.

# 1144 **8.1.3.2 Protocol Tests**

Once the link layer is verified, users can integrate the 'stream controller' module, also provided by the FELIX developers, which manages the FULL mode link protocol and adds e.g. start and end of packet markers. This is recommended for use not just in testing but also final implementation. Alongside this module a simple data generator is also provided which can be used for testing data transfer across the link.

# **8.2 General Hints and Tips**

# 1151 8.2.1 Known Technical Requirements for FELIX Communication

- E-link "chunks" or packets are even multiples of bytes or 8b/10b symbols. If an odd number of bytes are received from the front end, FELIX will add an extra padding byte. In the to-front end direction, the length must be an even number of bytes.
- Synchronization of 8b/10b encoding requires two consecutive comma characters.

# **8.2.2** Examples of Design Best Practice based on Current Experience

- For GBT-mode transmission to FELIX, use 8b/10b encoding on the E-links. Avoid the non-encoded fixed length or variable length formats, because no resynchronization is possible if bits are lost or repeated on the E-link. Comma symbols are used to align to *10-bit symbols* in the bit stream. They are considered idles and can be inserted in the data stream anywhere. Transmit "frequent" pairs of commas. This will minimize data loss when FELIX tries to resynchronize when the symbol boundary is lost due to a missed or repeated bit on the E-link.
- Start-of-Packet (SOP) and End-of-Packet (EOP) symbols delineate *packets*, e.g. event boundaries. This allows FELIX to easily resynchronize to event boundaries should synchronization be lost.
- EOP is not strictly required. However, if not present, a long pause in the E-link data will cause the packet just before the pause to wait in a FELIX buffer until the next SOP.

1167 1168 1169 1170 1171 1172 1173	• The E-link clock, input, and output data rates are independent. The only restriction is that within a GBT E-link group all the clocks must have the same frequency, all the data inputs the same data rate and all the outputs the same data rate. However groups can be setup independently from each other. Read the GBTx manual carefully to understand the GBTx group restrictions and bit order. Note, however, that a clock output is only available if its corresponding Tx is enabled. This means, for example, that a bank running with 320 Mb/s E-links can supply only <b>two</b> clocks, but they can be 40, 80, 160 or 320 MHz.
1174 1175 1176 1177 1178	• In 8b/10b encoded E-links, FELIX can be asked to assert BUSY by sending BUSY-ON and BUSY- OFF symbols (i.e. out-of-band symbols that can be sent any time, even within data packets). This should be done only in exceptional cases or at start of run. It should not be the normal mode of protecting against buffer overflow. Instead, complex dead time should be defined to prevent most buffer overflows.
1179 1180 1181 1182	• The event data sent to FELIX are not expected to be ATLAS-standard event fragments. FELIX just transports the data to the "Data Handler" (a.k.a. Software ROD) where detector specific software may transform the data as required and format it into ATLAS-standard event fragments for the ATLAS Read out system (ROS).
1183 1184 1185 1186	• In addition to sending all events to the Data Handler, FELIX can send all, or a sample of, events to other network end points for monitoring. Extra monitoring data may be included as packets separate from event data packets in the E-link data stream by using FELIX's stream IDs at the start of the packet.
1187 1188	• DCS information may be included as packets separate from event data packets in an E-link data stream by using FELIX's stream IDs at the start of the packet.
1189 1190	• Any 80 Mb/s E-link can be used to connect to a GBT-SCA ASIC. The E-link clock must be configured to use 40 MHz, i.e. the data is sent in DDR mode.
1191 1192	• The "EC" link can be used as an ordinary E-link at 80 Mb/s; its E-link clock may be either 40 or 80 MHz.
1193	• Fiber connections: to be added
1194	• Broadcasts to the front end: to be added
1195 1196 1197 1198	• TTC: FELIX can send TTC Level-1 Accept information on any E-link declared as a "TTC" E-link. "TTC" E-links can be 80, 160 or 320 Mb/s E-links, to transfer 2, 4 or 8 TTC bits on every BC clock. The contents of the TTC word is defined by the FELIX configuration and can be chosen from the ten bits in Table 5. Note: In all three cases, the E-link clock can be 40 MHz, i.e. BC clock The data is sent with FIXED latency.
	Table 4: Possible TTC bits that can be sent on an E-link defined as a TTC E-link. Table 5: Below is the list of bits decoded from the TTC system that can be chosen to be sent on an E-link defined as a TTC E-link.
	Brcst[7] Brcst[6] Brcst[5] Brcst[4] Brcst[3] Brcst[2] ECR BCR B-chan L1A

1200 1201 1202 1203 1204 1205 1206	"Brcst[i]" are the eight TTC broadcast bits sent on the TTC "B-channel" which the user controls via the TTCvi VME module. Sending the raw B-channel is also an option, sent one bit per BC clock. More options can be requested to suit the needs of specific detectors. Note that currently, the chosen bits are refreshed every bunch crossing by those sent on the fiber from the TTCvi module. This is unlike the legacy TTCrx ASIC where, for some bits (not BCR or ECR), sending the coresponding bit from the TTCvi <i>toggled</i> the current state of the coresponding TTCrx ouput bit. In future, FELIX will support both modes of opeation.
1207	I 1 A LOA DCD ECD ECOD toot mules off not SCA not
1208	LIA, LUA, DCK, ECK, ECUK, test_pulse, solt_ist, SCA_ist
1209	8.2.3 Frequently Asked Questions
1210	• Is GBT wide mode supported?
1211	Yes.
1212	• Is GBT 8b/10b mode supported?
1213	No.
1214 1215 1216	• Is the phase of the eight "utility" clocks fixed with respect to the E-link clocks? Yes, there is a fixed relationship with the E-Link clocks. Note that the eight utility clocks have <i>worse</i> jitter than the E-link clocks.
1217	• Can the GBT output a 40 MHz E-link clock, use that clock in 40 MHz DDR mode for the to-frontend
1218	link, but accept data on the uplink at 160 or 320 Mb/s? (Assuming the FE ASIC multiplies the
1219	40 MHz to 80, 160 or 320 MHz.)
1220	Yes, that is possible. Also the to-frontend link can receive at 80, 160 or 320 Mb/s.
1221	• Is there a maximum packet length on the E-link in 8b/10b mode?

1222 No.

# Appendices

# A Setting up a TTC System for use with FELIX

- <sup>2</sup> This section is meant to help users of FELIX systems with the set-up of a TTC system. It is a work in
- <sup>3</sup> progress, maintained by Markus Joos (CERN). Figure 70 shows the final cabling of TTCvi and TTCvx
- <sup>4</sup> modules for a TTC setup with B-channel. The A-channel carries the Level-1 Accept; the B-channel carries
- <sup>5</sup> BCR and the other TTC commands. The TTCvi-TTCvx pair should have already been tuned. If not, see
- <sup>6</sup> Section A.1 below. Note: For a TTCex this may look different. A list of all the materials you will require
- <sup>7</sup> to set up a TTC system is presented in Table 6.



Figure 70: Image of cabled TTC system with B-channel connections

Item	Source	Remarks
VMEbus crate	Can be rented from the CERN Electronics Pool	Other crates may do as well
VMEbus master	We recommend a SBC from Concurrent Technologies (AT- LAS standard). Support can be given for VP717, VP917 and VP-E24	
TTCvi VMEbus card	Can be rented from the CERN Electronics Pool (but the Pool may be out of stock)	The TTCvi is no longer in pro- duction. Make sure the VME base ad- dress switches are set to match your software.
TTCvx VMEbus card or TTCex VMEbus card	TTCvx and TTCex can be rented from the CERN Electronics Pool (but the Pool may be out of stock)	The TTCvx/ex is no longer in production. The TTCvx has a LED driver, the TTCex has a laser driver
3 LEMO cables (1 or 0.5 ns)		
1 optical multi-mode (TTCvx) or single-mode (TTCex) fiber with ST connectors on both ends		Max length of the fibre: TTCvx: 20 m; TTCex: 100 m
TTCoc	ATLAS (not clear who to ask; Maybe P. Farthouat)	TTC fan-out; needed if you have several FELIX
optical attenuator	Are these available somewhere?	Needed only for use with a TTCex without TTCoc. The optical attenuator has to be a single-mode attenuator of 3-20 dB and has to be connected directly to the TTCex output. The FTPDA-R155 should work with a TTCvx without attenuator. In case of a TTCex an attenuator of 3 dB is recommended for the FTPDA-R155. The FTPDA-R155 has a sensitivity of -31 dBm and saturates at +1 dBm.

Table 6: Materials needed to set up a TTC system

If you need to tune the TTCvi-TTCvx pair, you need in addition:

- 2 LEMO cables (5-10 ns)
- 2 LEMO Y-adapters
- 2 LEMO-BNC adapters

2 50 Ohm terminators (Only required if your oscilloscope has no internal termination.)
### 8 A.1 Tuning a TTC system

- <sup>9</sup> If your TTCvi-TTCvx pair has not been tuned, follow the instructions in this section. Cable the TTC system
- <sup>10</sup> as shown in Figure 71. Note: for a TTCex this may look different. For more information please consult the
- section "Tuning procedure 2" of the TTCvi manual (http://www.cern.ch/TTC/TTCviSpec.pdf).



Figure 71: Image of cabling for tuning a TTC system

Note: The question has come up if channel A and channel B are correctly cabled in the picture above.
Here is a reply from the TTC expert (Sophie Baron):

A "good" configuration when channel B is not used is indeed to have it tied to "1". And 14 it is right that having Channel B connected to OUTPUT B gives a static "1" on channel B. 15 However, the termination scheme at the TTCex inputs keeps as well unconnected channel 16 inputs (both B and A) to "1" by default (it is negative ECL logic, and the Vin is at -2.08V 17 by default). Therefore, both schemes could be used identically. One additional remark: of 18 course, if you leave both A and B unconnected at the input of the TTCex, you will have 19 both channels A and B to "1", and this is not good as the TTCrx needs to see two different 20 behaviours on A and B to be able to differentiate them (the rule is that the A-channel must 21 not have more than 11 consecutive "1" whereas B can have any type of sequence). 22

- <sup>23</sup> This description can be broken down into the following points:
- Connect the TTCvi A/ecl CHANNEL OUT output to the TTCvx A/ecl CHANNEL IN input via a Y-adapter.
- Connect, via a Y-adapter, one of the TTCvx CLOCK OUT/ecl outputs to the TTCvi CLOCK IN bc/ecl input. Check that the BC\_EXT indicator is lit on the TTCvi as shown below. The TTCvx internal clock may be used.



3. Set the TTCvi trigger mode (= 5) to random at the highest rate (100 kHz) and disable the
event/orbit/trigger-type transfers. In order to do this write 0x7005 to the D16 VMEbus CSR1
register at offset 0x80. This can be done easily for vme\_rcc\_test. Note: The A24 base address of
the TTCvi in the CERN reference system in TBED is 0x555500. This should light up the TTCvi
A-Ch yellow indicator and the A/ecl CHANNEL OUT output should now carry 25 ns long trigger
pulses.

4. With an oscilloscope look at the TTCvx Channel-A input in respect to the clock output, as shown below.



- 5. Adjust the TTCvi BC delay switch such that the rising edges of the Channel-A pulses occur within 4 ns before to 2 ns after the rising edges of the clock signal.
- 6. Setting the delay switch in position 2 and using 1 ns long interconnecting cables for the clock and
  the A and B channels corresponds to the above mentioned timing criteria. Note of MJ: Even though
  I used 1 ns cables, I had to set the switch to position 5 (see picture above) in order to meet the
  requirement of step 5.
- **A.2 Guide to TTC Channel B**

<sup>41</sup> The following section describes the structure of the TTC 'B channel' data stream, and how it may be

decoded and operated by users. The information in this section is provided courtesy of Alessandra
 Camplani and the LAr group.

The data stream arriving through TTC B channel can be of two types: short broadcast commands or long individually-addressed commands/data.

46 Short broadcast commands are used to deliver messages to all TTC destinations in the system, while long
 47 individually-addressed commands/data are used to transmit user-defined data and instructions over the

<sup>48</sup> network to specific addresses and sub-addresses. These two types of command have different dedicated

<sup>49</sup> frame formats, as shown in Figure 72:

 $_{\rm 50}$   $\,$  The difference between the two command types can be illustrated with the example below. When not in

<sup>51</sup> use the B channel IDLE state is set to 1. When a sequence of commands is sent, the data transmission

state changes from 1 to 0. After the first zero received it is possible to distinguish between short broadcast

<sup>53</sup> and long address commands: if the second bit in the stream is a 0 then the command is a short broadcast,

<sup>54</sup> if it is a 1 then the command is of long address type.

1 -						
0	IDLE	START	FMT	DATA	СНСК	STOP
0						
BROADCAST COMMANDS/DATA						

0 0 8b CMD/DATA 5b CHCK 1

INDIVIDUALLY-ADDRESSED COMMANDS/DATA

Figure 72: Frame formats for the B channel commands.

55	IDLE=111111111111
56	Short Broadcast, 15 bits:
57	00TTDDDDEBHHHHH:
58	T= test command, 2 bits
59	D= Command/Data, 4 bits
60	E= Event Counter Reset, 1 bit
61	B= Bunch Counter Reset, 1 bit
62	H= Hamming Code, 5 bits
63	Long Addressed, 41 bits
64	01AAAAAAAAAAAAAAE1SSSSSSSDDDDDDDDDHHHHHHH:
65	A= TTCrx address, 14 bits
66	<pre>E= internal(0)/External(1), 1 bit</pre>
67	S= SubAddress, 8 bits
68	D= Data, 8 bits
69	H= Hamming Code, 7 bits

The short broadcast command type is used to send two important values: the Bunch Counter Reset (BCR)
and the Event Counter Reset (ECR).

<sup>72</sup> The BCR is used to reset the bunch crossing counter, which is increased every clock cycle on the 40

<sup>73</sup> MHz clock. This is a 12-bit counter, also called BCID. A BCR command is sent roughly every  $89 \,\mu$ s,

<sup>74</sup> corresponding to the time that a bunch needs to do an entire circuit of the LHC. During this time the BCID

<sup>75</sup> counter reach its maximum value, 3564 counts.

The ECR is used to increase the event reset counter. The periodicity of this reset is decided by each experiment, with ATLAS having it set to 5 seconds. The event reset counter combined with the L1A counter gives the Extended L1ID (EVID). This is a 32-bit value consisting the L1A counter in the lower 24 bits, and the event reset counter in the upper 8. Every time that an ECR is received the upper counter is increased by 1 and the lower part is reset to zero. Every time that a L1A is received the lower part is increased by 1.

<sup>82</sup> BCID and EVID values are used as a label for the data accepted by the trigger.

<sup>83</sup> The long address command type is used to transport another important value: the Trigger Type (TType).

Each L1A transmission is followed, with variable latency, by an 8-bit TType word. This word is generated

 $_{85}$  inside the LVL1 Central Trigger Processor (CTP) and distributed from the CTP to the TTCvi modules for

each of the TTC zones in the experiment via the corresponding LTP modules.

The presence of a Trigger Type within long address commands is announced by a sub-address (8 bits) set to 0.

Sub-Trigger	physics	ALFA	FTK	LAr demonstrator	Muons	Calorimeter	ZeroBias	Random
Bit	7	6	5	4	3	2	1	0

Table 7: Trigger type 8-bit word: Each bit represent the sub-detector which fired the trigger or the data type.

As shown in Table 7, each bit has a specific role. In calibration mode, bits 0 to 2 can be used to distinguish

<sup>90</sup> between up to eight different possible types of calibration trigger within each sub-detector. Bits 3 to 6 are

<sup>91</sup> used to indicate which sub-detector or subsystem fired the trigger. Bit 7 represents physics trigger-mode

<sup>92</sup> when set to 1, and calibration mode when set to 0.

### 93 A.2.1 B channel decoding firmware

An effort is under way to provide a centrally maintained firmware module to decode TTC B-channel data. In the short term, users are advised to refer to a version produced for LAr front-ends by Alessandra

<sup>96</sup> Camplani. The module code can be found in gitlab:

97 https://gitlab.cern.ch/atlas-lar-ldpb-firmware/LATOME-ttc

<sup>98</sup> The code itself is in the folder *code\_ttc* and the files dedicated to TType decoding are: *Bchan\_top.vhd*,

<sup>99</sup> SMdecoding\_cnt.vhd and TType\_decoding. The simulations for this specific part can be found in the

simulation folder. Here there is a testbench for the  $Bchan_top$  entity and another one for  $TType_decoding$  entity.

Development of this module is ongoing, with the *latome\_ttc* branch being actively maintained and kept up-to-date.

### 104 A.2.2 Channel B decoding software

In order to test channel decoding, it is recommended that users employ the menuRCDTtcvi application, provided as part of the ATLAS TDAQ software release. Within the application select 'BGO menu' and then option 13 'send asynchronous command'. From here it should be possible to select either a short of long command. In the case of a short command simply enter the data word to be sent. For a long command enter an address 0 (for broadcast), 0 for internal registers, subaddress 0 for trigger type, and the data word to be sent.

### **A.3 Useful documents**

112 You may find additional useful information in this document from the ATLAS LAr group:

https://atlas-project-felix.web.cern.ch/atlas-project-felix/user/community/

114 CPPM\_MiniFELIX\_tests\_results\_and\_TTC\_system\_experience.pdf

# **B BNL-711 Technical Information**

This appendix will collect technical information for the BNL-711 board which may be relevant to user test stand installations.



Figure 73: The BNL-711 V1.5 board.

### **B.1** User Jumper Map and Functional Specification

The BNL-711 provides a number of I/O connectivity options. These are selectable by modifying the position of the user jumpers shown by the red boxes in Figure 73. A specific map of the relative position and name of each jumper is presented in Figure 74. A detailed description of the function of each jumper,

and to which board configuration options it relates, is available in the sections below.



Figure 74: BNL-711 V1.5 User Jumper Map

## 123 **B.1.1 J1**

<sup>124</sup> For uC configuration with 6-pin ISP programmer.

	1	MISO
	2	VTG-SYS25
105	3	SCK
125	4	MOSI
	5	RSTn
	6	GND

## 126 **B.1.2 J2**

### 127 PRSNT selection.

	1	PRSNT_FPGA
128	2	PRSNT
	3	PRSNT1

129 2&3 are connected.

### 130 **B.1.3 J8**

132

131 Backup I2C/SMB connector.

1	SYS33
2	PCIE_SCL
3	GND
4	PCIE_SDA

### 133 **B.1.4 JMP1**

<sup>134</sup> Connect FPGA\_PROG\_B to the uC\_FPGA\_PROG\_B (PC5). Connected by default.

	1	uC_FPGA_PROG_B				
135	2	FPGA_PROG_B				

### 136 **B.2 JMP2**

<sup>137</sup> Connect FPGA\_INIT\_B to the uC\_FPGA\_INIT\_B (PD2). Connected by default.

	1	uC_FPGA_INIT_B
138	2	FPGA_INIT_B

### 139 B.2.1 JMP3

<sup>140</sup> WAKE\_N from PCIe to FPGA. NOT connected by default.

	1	PCIE_WAKE_N				
141	2	PCIE_WAKE_N_FPGA				

#### 142 **B.2.2 JMPR1 & JMPR2**

<sup>143</sup> JMPR1: FLASH\_A25 selection.

	1	GND
144	2	uc_FLASH_A25
	3	SYS25

145 JMPR2: FLASH\_A26 selection.

	1	GND
146	2	uc_FLASH_A26
	3	SYS25

The FPGA firmware has the highest priority to set FLASH\_A25 and FLASH\_A26. The Jumpers have
 lowest priority.

<sup>149</sup> If uC is used, when uC\_FLASH\_A is '1', the FLASH\_A will be '0'; when uC\_FLASH\_A is '0', the <sup>150</sup> FLASH\_A will be '1'.

<sup>151</sup> If Jumpers are used, when it is connected '1', the FLASH\_A will be '0'; when it is connected '0', the

<sup>152</sup> FLASH\_A will be '1'.

As default, the first Flash partition can be used, then 2&3 are connected.

## 154 **B.3 MiniPOD Connectivity Map**

<sup>155</sup> The BNL-711 hosts 4 MiniPOD Tx/Rx Transceiver pairs, located in two banks either side of the FPGA,

as shown in Figure 73. The transceiver sockets have a specific logical order, presented in Figure 75. Users
 should connect their optics according to this map to ensure the correct link order is preserved.

 Pair 4
 824 Rx
 824 Rx
 824 Rx

 Pair 4
 814 Tx
 814 Tx
 814 Tx

 Pair 3
 824 Rx
 824 Rx

 Pair 3
 814 Tx
 814 Tx

Figure 75: BNL-711 MiniPOD Connectivity Map.

# <sup>158</sup> C Guide to FELIX Data Structures

- Data buffered in the FPGA per E-link or per FULL mode link and transferred under DMA control
- Fixed block size of 1 kB
- The blocks are transferred into a contiguous area, functioning as a
- circular buffer, in the main memory of the PC.
- The DMA runs continuously, thereby eliminating DMA setup overheads and achieving high throughput (about 12 GB/s for the 16-lane interface of the FLX-711).
- Event fragments or other types of data arriving via the FE links are referred to as "chunks" and can have an arbitrary size.
- 1 kB blocks of E-links or FULL mode links are multiplexed into a single stream.



Figure 76: FELIX block structure





# **D** Guide to Using FELIX with GBT-SCA

<sup>169</sup> This appendix is included with thanks to Paris Moschovakos and the DCS team.

## 170 **D.1 Introduction**

The Slow Control Adapter (GBT-SCA)ASIC is part of the GBT chip-set and it is dedicated for the slow control of the front-end boards. It features several sub-devices that facilitate both Frornt end configuration and monitoring environmental variables (voltages, temperatures, etc.) on and around the detector. The sub-devices are ADCs, DACs, general purpose IO, and controllers for I2C, SPI and JTAG. An SCA is connected to a GBTx via any 2-bit E-link. The E-link must be operated in 40 MHz DDR mode (80 Mb/s) with HDLC encoding. Up to 41 SCAs can be potentially connected to a single GBTx when FELIX is configured accordingly.



Figure 78: GBT frame paths and e-links

## 178 **D.2 Typical test setup**

A typical test setup consists of a board that houses a GBTx that is connected to FELIX via an optical fibre and to a GBT-SCA ASIC via an e-link.

A Versatile Link Demo Board (VLDB) (https://espace.cern.ch/GBT-Project/VLDB/default.

aspx) was designed that can be directly plugged into a FELIX board and hosts both a GBTx and an SCA.

(The VLDB demo board can be procured from the GBT group.) Such a setup is shown in Figure 79.

<sup>184</sup> To simplify the evaluation of the setup, the VLDB possesses two LEDs which are connected to two general

<sup>185</sup> purpose outputs of the SCA. This can be used to validate the functionality all the way from the FELIX



Figure 79: Evaluation setup with an SCA on VLDB. SCA and GBTx are interconnected externally in VLDB via mini-HDMI connectors J32 (PRIMARY) and J33 (SCA PORT)

host to the SCA itself. In order to do that, the "fec" tool, of the ftools family as mentioned in Section 6.6.3,
can be used.

The following line requests from the SCA at <gbt\_link\_number> where the VLDB is connected, to blink its LED 100 times.

190 \$ fec -G <gbt\_link\_number> -r 100 -x 18 o

### 191 **D.3** Operation to set up an SCA e-link

A configuration procedure is needed both for FELIX and the GBTx itself. The configuration is mostly a description of the setup at hand and the mapping of the e-links that are connected. There are also some setup specific parameters to be configured.

<sup>195</sup> In the case where the SCA is connected to the dedicated EC e-link, one should just check that it is enabled <sup>196</sup> via the elinkconfig GUI. That specific e-link is pre-configured with the appropriate HDLC SCA encoding <sup>197</sup> and corresponding bit endianness and can be used directly for any SCA.

In the special case that one wants to use one of the data path e-links, one should configure FELIX via elinkconfig accordingly. SCA uses HDLC encoding instead of the typical 8b/10b which is the standard for the data e-links as can be seen in Figure 81. Moreover, the bit orientation is different than the other data e-links. By selecting the HDLC format in the drop-down menu, elinkconfig takes care both for the orientation and the encoding, indicating that an SCA is connected to that specific GBT group and path.

### **D.4** Low level operations with fec tools to configure and establish basic communication

<sup>204</sup> The fec tool, as described in Section 6.6.3, is the dedicated "ftool" to use for the SCA EC e-link handling.

<sup>205</sup> A number of operations to the various SCA interfaces is possible using its arguments. Depending on your

<sup>206</sup> setup please check the full list of possible operations at Figure 57.



Figure 80: SCA EC e-link

### 207 D.5 The integrated production system – Introduction

The on-detector DCS system that handles the slow control traffic and the configuration of the front-end electronics, based on the GBT-SCA, is part of FELIX ecosystem and closely integrated into it. A proposed solution is presented on the following scheme. The slow control and configuration traffic, unlike physics data, has different requirements in terms of throughput, latency, availability and reliability.

FELIX DCS is the software that handles the SCA traffic arriving at FELIX card. Towards the FELIX clients it is based on the middleware Open Platform Communications Unified Architecture (OPC UA, of the OPC foundation, (https://opcfoundation.org/) which is an industry standard for secure and reliable exchange of data in industrial automation and other controls-related areas.

The server/client architecture that the platform uses, allows for different purpose clients to be served by a single server per FELIX host. The data flow to/from the ATLAS control room, not only serves the control and monitoring data of the detectors' conditions but also implements the configuration path of the



Figure 81: SCA HDLC encoding

on-detectors electronics and their initialization for data taking or calibration. In addition, system experts

can monitor the status of the employed technology and get statistics and other information in order to

diagnose the various system layers.

All those requirements potentially imply many different OPC UA clients that would like to receive SCA data from the setup at the same time. The chosen OPC UA architecture will ensure the reliable and seamless data delivery and the compatible integration into the current DCS systems. This means that OPC clients in both DCS and a detector configuration server can communicate with the same SCA ASIC and the OPC server will serve the in second

the OPC server will correctly arbitrate their access.



Figure 82: OPC UA for GBT-SCA Architecture

## 227 D.6 The SCA software (SCA-SW), its demonstrators and the OPC-UA SCA Server

### 228 D.6.1 SCA-SW library



Figure 83: SCA-SW Library

- A software library called SCA-SW has been designed and implemented. Its purpose is to provide software
- <sup>230</sup> support for the SCA chip by providing a high-level programming interface (for example, a function that
- <sup>231</sup> invokes an SCA ADC conversion and returns the converted voltage as a float number).

<sup>232</sup> The following key decisions have accompanied the design process:

• The library should be a modular piece of software supporting SCA chip(s) no matter how it is physically connected to the host system. Therefore the core part of the library operates on protocol data units of the SCA chip (here picture to SCA frame format), which normally would be encapsulated in the HDLC protocol. There are a number of predefined "HDLC backends" which are services to send such encapsulated SCA requests and receive replies.

- The library should scale from the simplest use cases up to scenarios of thousands of SCAs.
- The library should be able to profit from concurrency features of the host system, including mutlicore and multi-threaded operation.
- The library should be written in a chosen version of the standard C++ dialect.
- The library should be designed with reliability and robustness as a key design choice because it would serve critical, 24/7 communication.
- The out-of-the-box SCA-SW, as of October 2017, includes among its backends the NetIO backend which enables seamless communication with the FELIX software ecosystem, and particularly with the felixcore application which can route the traffic between an application based on SCA-SW and any SCA connected
- through fibers to chosen FELIX machine.
- <sup>248</sup> Being backend-agnostic, the addressing scheme shown in Table 8 has been chosen for the library to identify a given SCA in case of NetIO.

Backend type	Discovery variant	SCA address to use
NetIO	FELIX mapper not used	<ul> <li>simple-NetIO://direct/hostname/port1/port2/elink Where: <ol> <li>Hostname is a hostname of the FELIX machine handling given traffic</li> <li>Port1 is the TCP/IP port on which FELIX will receive and transport further through fibers to the SCA. Typically it is 12340.</li> <li>Port2 is the TCP/IP port on which FELIX will distribute the replies of the SCA chip. Typically it is 12345.</li> <li>E-link is a two-digit hexadecimal E-link identifier. For example, 3F would mean the EC link of the first fibre of the FLX card. You can use "felink" tool to compute the E-link identifier. Note that neither decimal format nor prefix/suffix are supported (e.g. it's illegal to put 0x3f instead of 3F).</li> </ol> </li> </ul>
	FELIX mapper used	To be defined later

### Table 8: Addressing scheme

249

The SCA-SW provides a number of demonstrators for various SCA components, like a demonstrator to print out ADC conversion results, program a VMM3 chip through SPI, etc.

### 252 D.6.2 SCA OPC-UA server

The provided OPC-UA server implementation for the SCA is based on the SCA-SW (explained above) intending to profit from all features of the SCA-SW library and providing a high-level and user-friendly OPC-UA address space to OPC-UA clients.

The OPC-UA server has been designed and implemented using the quasar framework (see https: //github.com/quasar-team/quasar). Its design is presented in Figure 84.



Figure 84: The quasar design diagram of the OPC-UA server for the SCA.

As of January 2018, the server supports the following functionality:

• Communication with any number of SCAs, through NetIO or any other HDLC backend. Each SCA

- is identified in its address-space by a name, and its unique 24-bit "SCA identifier" which is written
  by the chip manufacturer in the SCA silicon. The identifier is read using the SCA-SW library when
- a connection to given SCA is opened.
- Up to 32 ADC channels per SCA which are polled with the configured conversion frequency. Note that channel 31 has no external connection; it is connected to the on-chip temperature sensor that monitors the SCA temperature.

- Up to 32 General Purpose I/O pins per SCA. Each pin can be configured as an input or output through the server config file.
- Up to 4 DACs per SCA; the DACs take the desired voltage as a float (0..1V).
- Up to 8 SPI slaves per SCA. The SPI configuration (like speed, phase, mode . . . ) can be configured in the server config file.
- Up to 16 independent configurable I2C master controllers
- <sup>272</sup> The JTAG controller is in-progress and not yet available as of January 2018.

### 273 **D.7 References**

- 1. SCA-SW gitlab repo
- 275 (https://gitlab.cern.ch/atlas-dcs-common-software/ScaSoftware)
- 276
   2. Twiki for SCA-SW end-users,
   277
   (https://twiki.cern.ch/twiki/bin/viewauth/Atlas/AtlasGbtSca0pcUa)
- 3. Twiki for SCA-SW developers
   (https://twiki.cern.ch/twiki/bin/viewauth/Atlas/Sca0pcUaUserGuide)
- <sup>280</sup> 4. OPC-UA SCA gitlab
- 281 (https://gitlab.cern.ch/atlas-dcs-common-software/ScaSoftware)

# 282 **References**

283 284	[1]	CERN, GBT & Versatile Link, URL: https://ep-ese.web.cern.ch/content/gbt-versatile-link.	
285 286 287	[2]	F Vasey et al., <i>The Versatile Link common project: feasibility report</i> , Journal of Instrumentation 7.01 (2012) C01075, URL: http://stacks.iop.org/1748-0221/7/i=01/a=C01075.	
288 289	[3]	CERN GBT Project, <i>The GBTx Manual</i> , V0.14 (2016), URL: https://espace.cern.ch/GBT-Project/GBTX/Manuals/gbtxManual.pdf.	
290 291	[4]	GBT Module for the FELIX Project, url: https://twiki.cern.ch/twiki/pub/Atlas/GBT2LAN/FELIX_GBT_MANUAL.pdf.	
292 293	[5]	ATLAS Felix Group, <i>Specifications for the FELIX FULL mode link</i> , URL: https://atlas-project-felix.web.cern.ch/atlas-project-felix/user/docs/FullMode.pdf.	
294 295	[6]	Xilinx, <i>Xilinx VC709 Development Kit</i> , URL: http://www.xilinx.com/products/boards-and-kits/dk-v7-vc709-g.html.	
296 297	[7]	Supermicro, <i>Supermicro X10SRA-F Motherboard Model Specification</i> , 2016, URL: http://www.supermicro.nl/products/motherboard/Xeon/C600/X10SRA-F.cfm.	
298	[8]	CERN TTC FMC project, URL: http://www.ohwr.org/projects/optical-cdr-fmc/wiki.	
299	[9]	TTC group, CERN TTC homepage (), URL: http://ttc.web.cern.ch/TTC.	
300 301 302	[10]	Analog Devices Inc., <i>ADN2814: Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp</i> , url: http://www.analog.com/static/imported-files/data_sheets/ADN2814.pdf.	
303 304 305 306	[11]	Silicon Labs Inc., <i>Si5345/44/42 Rev D Data Sheet – 10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier</i> , URL: http://www.silabs.com/SupportDocuments/TechnicalDocs/Si5345-44-42-D-DataSheet.pdf.	
307 308 309	[12]	Silicon Labs Inc., Si5324 Data Sheet – Any-Frequency, Any-Output Precision Clock Multiplier / Jitter Attenuator, URL: https://www.silabs.com/documents/public/data-sheets/Si5324.pdf.	
310 311	[13]	Xilinx, <i>Xilinx Vivado Design Suite</i> , 2016, URL: https://www.xilinx.com/products/design-tools/vivado.html.	
312 313	[14]	Linear Technology, <i>LTC2991 Data Sheet – Octal I2C Voltage, Current, and Temperature Monitor</i> , URL: http://cds.linear.com/docs/en/datasheet/2991ff.pdf.	
314 315	[15]	The Versatile Link Developers, <i>The Versatile Link Common Project</i> , 2008, URL: https://espace.cern.ch/project-versatile-link/public/default.aspx.	
316 317	[16]	CERN GBT-FPGA project, url: https://espace.cern.ch/GBT-Project/GBT-FPGA/default.aspx.	