

Tuesday

Wednesday

Thursday

Friday

Saturday

Sunday

- TPC CAEN HV Repair 😊
- MVTX background tests yesterday
- Trigger latency tests last night, and then physics running

The End




sPHENIX Internal


200 GeV AuAu

2024-10-12, Run 54469, Event #48


TPC HV: (GEMs – 3.31 kV, CM – 43.3 kV), 2 mrad crossing angle.



sPHENIX Run 2024 Au+Au $\sqrt{s_{NN}}=200$ GeV



Last night – why were there so few auto-recoveries?



Of course, no auto-recoveries when we are not running 😊

sPHENIX was running a triggered mode test / latency scan.

MVTX – design in sPHENIX to run in streaming mode with 5-10 microsecond strobe. In that case, 100% of “big splash” events will cause an auto-recovery.

If we can run in triggered mode (which is supported), the auto-recoveries will only be if there is a “big splash” event coincident with a triggered event within 5 microseconds.

Thus, if we run the DAQ rate at 2 kHz, one only sees $2e3 \times 5e-6 = 1\%$ of “big splash events”, and so auto-recovery rate is expected to be **100x** lower.



The sPHENIX Au+Au plan is for a DAQ rate of 15 kHz, which still should reduce the auto-recovery rate by **13x**.

This effort is completely multiplicative in benefit to any reduction in the “big splash” event rate by C-AD.

What is the challenge of running the MVTX in triggered mode?


sPHENIX was designed with 4 microsecond trigger latency spec.

The graph below shows that this is late for the ALPIDE chip and will miss hits, And this will be charge-deposit dependent.



Charge deposit depends on particle momentum and species. Note that heavy flavor decays include kaons and protons.

Pixel



Analog front-end and discriminator **continuously active**

Non-linear and operating in weak inversion. Ultra-low power: **40 nW/pixel**

The front-end acts as analogue delay line

Test pulse charge injection circuitry

Global threshold for discrimination -> binary pulse **OUT_D**

Digital pixel circuitry with three hit storage registers (multi event buffer)

Global shutter (STROBE) latches the discriminated hits in next available register


In-Pixel *masking* logic

Front End Characteristics (Simulated)	
Gain (small signal) [mV/e]	4
ENC [e]	3.9
Threshold [e]	92 ± 2

*s*PHENIX Internal, Layer 2

This is a good sign, but again, we need a full analysis with offline tracking (MVTX, INTT, TPC) to understand if efficiency for low momentum kaons and protons is lower...

Also, we request 5 hours of a 12x12 stable store either tonight or tomorrow overnight. Key for TPC checks.





sPHENIX End-of-Gold Party

Monday, October 21, 2024
noon

Come one, come all...
to the sPHENIX parking lot.
Food and beverages
(and cake) will be served.