Skip to Content.
Sympa Menu

usatlas-hllhc-lartl2l3-l - Re: [Usatlas-hllhc-lartl2l3-l] Fwd: [Usatlas-hllhc-l2deputymgmt-l] November 2019 HL-LHC ATLAS Detector Upgrade Monthly Report

usatlas-hllhc-lartl2l3-l AT lists.bnl.gov

Subject: U.S. ATLAS HL-LHC Upgrade LAr Level 2 and Level 3 Managers Mailing List

List archive

Chronological Thread  
  • From: Andy Haas <andy.haas AT nyu.edu>
  • To: Tim Andeen <timothy.robert.andeen AT cern.ch>
  • Cc: "usatlas-hllhc-lartl2l3-l AT lists.bnl.gov" <usatlas-hllhc-lartl2l3-l AT lists.bnl.gov>
  • Subject: Re: [Usatlas-hllhc-lartl2l3-l] Fwd: [Usatlas-hllhc-l2deputymgmt-l] November 2019 HL-LHC ATLAS Detector Upgrade Monthly Report
  • Date: Mon, 25 Nov 2019 16:14:09 -0500

Hi John,
We've filled in the spreadsheet.
Bullets:

6.04.03.02 (LAr BE Firmware)
1) Work was completed on creating the preliminary specifications for
the LASP firmware modules for
which we are responsible.
2) Work continued on creating the specifications for the SRTM firmware.
3) For both the LASP firmware and SRTM firmware, we have identified
the blocks that can be re-used from
Phase 1 LATOME and Carrier firmware projects.
(For the LASP, it was agreed with LAr that the buffering
scheme could be reused. The fragment building scheme is good but must
be made more unified than
the patchwork used in Phase 1 (due to late appearing requirements).
Much of the Carrier firmware can
be re-used for the SRTM though the IP’s will be different.)
4) We (Stony Brook and Arizona) agreed on a plan for the SRTM SoC.
(Initially the operating system will be
PetaLinux from Xilinx. This will allow straightforward access to the
Programmable Logic side of the
ZYNQ FPGA on the SRTM. We will use this scheme for testing SRTM
prototypes. Longer term, the
decision to stay with PetaLinux or switch to Centos OS will be driven
by the ease in which the OPC-UA
server required by ATLAS DCS group can be implemented.)

6.04.03.01 (LAr BE Hardware)
1) final decisions made on remaining SRTM details questions
2) progress understanding layout constraints, especially for DDR4 memory
3) progress developing Zynq FPGA side test firmware. Work on eyescan begun.

Best, Andy.




Archive powered by MHonArc 2.6.24.

Top of Page