sphenix-sepd-l AT lists.bnl.gov
Subject: sPHENIX Event Plane Detector discussion
List archive
Re: [[sphenix-sepd-l] ] sEPD DSTs, bit errors, and new ADC boards
- From: Jamie Nagle <jamie.nagle AT colorado.edu>
- To: Rosi Reed <rosijreed AT lehigh.edu>
- Cc: James L Nagle <naglej AT colorado.edu>, "sphenix-sepd-l AT lists.bnl.gov" <sphenix-sepd-l AT lists.bnl.gov>
- Subject: Re: [[sphenix-sepd-l] ] sEPD DSTs, bit errors, and new ADC boards
- Date: Fri, 13 Sep 2024 12:19:52 -0400
Hello Rosi (cc same),
There were additional ADC boards fabricated. If there is really a problematic situation, we could swap a board. In addition, after the Run 2024 is over, we would want to have a comprehensive picture of what might be useful to swap and fully test.
Sincerely,
Jamie
||------------------------------------------------------------------------------------------
|| James L. Nagle
|| Professor of Physics, University of Colorado Boulder
|| James L. Nagle
|| Professor of Physics, University of Colorado Boulder
|| EMAIL: jamie.nagle AT colorado.edu
|| SKYPE: jamie-nagle
|| WEB: http://spot.colorado.edu/~naglej
||------------------------------------------------------------------------------------------
|| SKYPE: jamie-nagle
|| WEB: http://spot.colorado.edu/~naglej
||------------------------------------------------------------------------------------------
On Thu, Sep 12, 2024 at 10:37 PM Rosi Reed <rosijreed AT lehigh.edu> wrote:
[External email - use caution]
[External email - use caution]
Hi Jamie,That makes sense - the physics mission of the epd in the pp data is a bit minimal, but we want to be able to fully commission during the Au+Au running. Since the Au+Au running will start October 1st, the timeline is sensible - this will be short enough that we don't want to be swapping halfway through. I think I would benefit in a quick discussion on what we already know in terms of using the chi^2 of the waveform in order to not reinvent the wheel. Quick question - if we determine swapping is necessary, where do those ADCs come from? I had thought there were no spares at all, though I'd be absolutely pleased to be proven wrong.Cheers,Rosi
On Thu, Sep 12, 2024 at 5:15 PM Jamie Nagle <jamie.nagle AT colorado.edu> wrote:
Hello sEPDers,
The sEPD appears to be taking good data through the pp run. At this point, it would be very helpful to have an evaluation of the data from a set of good runs, in particular to evaluate whether the ADC electronics is working including the work around offline (via the chi^2 to the waveform) for channels with the "stuck bit" problem. I think we need an answer to this question by October 1, 2024 in terms of planning and whether we will need to swap out ADC boards and do additional checks.
Glad to discuss the needs and timeline.
Sincerely,
Jamie
||------------------------------------------------------------------------------------------
|| James L. Nagle
|| Professor of Physics, University of Colorado Boulder|| EMAIL: jamie.nagle AT colorado.edu
|| SKYPE: jamie-nagle
|| WEB: http://spot.colorado.edu/~naglej
||------------------------------------------------------------------------------------------
--
Rosi Reed
Associate Professor, Physics Department
Lehigh University
(610)758-3907
16 Memorial Drive East Office 406
Bethlehem, PA 18015
she/her/hers
-
[[sphenix-sepd-l] ] sEPD DSTs, bit errors, and new ADC boards,
Jamie Nagle, 09/12/2024
- Re: [[sphenix-sepd-l] ] sEPD DSTs, bit errors, and new ADC boards, Rosi Reed, 09/12/2024
-
Message not available
- Re: [[sphenix-sepd-l] ] sEPD DSTs, bit errors, and new ADC boards, Jamie Nagle, 09/13/2024
- Re: [[sphenix-sepd-l] ] sEPD DSTs, bit errors, and new ADC boards, Jamie Nagle, 09/29/2024
Archive powered by MHonArc 2.6.24.