Skip to Content.
Sympa Menu

star-fst-l - Re: [Star-fst-l] FST Interlocks Wiring Scheme

star-fst-l AT lists.bnl.gov

Subject: Star-fst-l mailing list

List archive

Chronological Thread  
  • From: "Christie, William" <christie AT bnl.gov>
  • To: "Videbaek, Christian" <cvidebaek AT bnl.gov>, "Capotosto, Michael" <capotosto AT bnl.gov>, "Visser, Gerard" <gvisser AT indiana.edu>, "Ye, Zhenyu" <yezhenyu AT uic.edu>
  • Cc: Star-fst L <star-fst-l AT lists.bnl.gov>
  • Subject: Re: [Star-fst-l] FST Interlocks Wiring Scheme
  • Date: Tue, 17 Aug 2021 18:47:27 +0000

Hi Christian,

            I’m not certain exactly what you’re asking about with respect to the “IFC OK to Run” signal. My recollection is that this signal was a permissive (i.e. signal has to be present for system to operate) signal that dates back to the time of the Silicon Vertex Tracker (SVT). The SVT needed this signal to be present to turn on both their LV and HV on the silicon detector that was installed in the IFC. I believe the SGIS logic was that any one or more of the following alarms would drop this permissive, and hence turn off all voltage to the SVT detector:

  • Flammable gas alarm on either face of the TPC
  • Flammable gas alarm from the IFC gas sampling port
  • Smoke alarm on either face of the TPC
  • Water leak alarm from inside the IFC (I believe we had a Trace Tek cable inside the IFC during this period

I think this signal would be a good choice to use as an interlock for the new forward silicon disks.

      Greetings,

                  Bill

 

From: Star-fst-l <star-fst-l-bounces AT lists.bnl.gov> on behalf of "Videbaek, Christian" <cvidebaek AT bnl.gov>
Date: Monday, August 16, 2021 at 18:01
To: "Capotosto, Michael" <capotosto AT bnl.gov>, "Visser, Gerard" <gvisser AT indiana.edu>, "Ye, Zhenyu" <yezhenyu AT uic.edu>
Cc: Star-fst L <star-fst-l AT lists.bnl.gov>
Subject: Re: [Star-fst-l] FST Interlocks Wiring Scheme

 

Hey Mike,

 

I was poking around in 2A8 and 2A9 this morning.

 

The Jim Thomas PLC connection is connected to a NO contact of the plug-in relay in socket Z11 in 2A9.

This relay is controlled by 'IFC OK to Run'.

When closed, the FST wire is connected to the COM pin of the 120VAC-to-24VDC supply on the flip down panel in 2A9.

 

The 'IFC OK to Run' wire is connected to a beige module in the top of 2A8.

I couldn't see any labels on it, and didn't want to remove the panel to get a look at the other side.

 

Zhenyu's diagram matches the wiring I looked at in 2A9, though some labels have changed.

Our FST signal is connected to the 'Enable FGT' signal on the diagram.

'SSD Enable' has been disconnected at the terminal block, and 'Enable PXL' is disconnected at a coax connector under the east platform stairs.

 

Does anyone have any information on the 'IFC OK to Run / Global #3' signal?

I poked around on Drupal and online, but haven't yet had any luck.

 

Christian

 

 

 


From: Capotosto, Michael <capotosto AT bnl.gov>
Sent: Monday, August 16, 2021 5:16 PM
To: Visser, Gerard <gvisser AT indiana.edu>; Ye, Zhenyu <yezhenyu AT uic.edu>; Videbaek, Christian <cvidebaek AT bnl.gov>
Cc: Star-fst L <star-fst-l AT lists.bnl.gov>
Subject: FST Interlocks Wiring Scheme

 

Hi Everyone,

 

I traced out the FST Interlocks panel that’s mounted in 2C8, and just put together a quick connection diagram for you all to review.

 

For the Jim Thomas PLC interlock – It looks like it ties back to a relay contact, but I’m not sure which of the many it’s tied into. Zhenyu had found this diagram (attached image), but it doesn’t call out IST, perhaps we can ask Alexei to trace it out if it’s a concern which relay contact it actually goes to (You have to remove a panel and flip it up to get access, and probably cut some zip ties to trace the cable out, which contains 120V at the moment)

 

--Mike




Archive powered by MHonArc 2.6.24.

Top of Page