Skip to Content.
Sympa Menu

usatlas-hllhc-lartl2l3-l - Re: [[Usatlas-hllhc-lartl2l3-l] ] draft slides posted for LAr L2 talk at NSF review

usatlas-hllhc-lartl2l3-l AT lists.bnl.gov

Subject: U.S. ATLAS HL-LHC Upgrade LAr Level 2 and Level 3 Managers Mailing List

List archive

Chronological Thread  
  • From: Tim Andeen <timothy.robert.andeen AT cern.ch>
  • To: John Parsons <parsons AT nevis.columbia.edu>, "hma AT bnl.gov" <hma AT bnl.gov>, "usatlas-hllhc-lartl2l3-l AT lists.bnl.gov" <usatlas-hllhc-lartl2l3-l AT lists.bnl.gov>
  • Subject: Re: [[Usatlas-hllhc-lartl2l3-l] ] draft slides posted for LAr L2 talk at NSF review
  • Date: Sun, 22 Jun 2025 22:18:45 +0000

Hi John,

 

Yes, what you understand about the testing scheduled for Columbia is correct and agree with your plan for the NSF review. In terms of how I planned to status this, my plan has been that when the PRR is over (which of course I was hoping would have been a long time ago) I would status most of the Columbia tasks complete very quickly. This makes sense, as we have the chips and there are tests happening at Nevis, but the logical tie to the PRR prevented doing this sooner. Then I would status the testing of the ADC as it happens. As you point at, at 7min per chip this should be done in FY26.

 

Best, Tim

 

From: usatlas-hllhc-lartl2l3-l-request AT lists.bnl.gov <usatlas-hllhc-lartl2l3-l-request AT lists.bnl.gov> on behalf of John Parsons <parsons AT nevis.columbia.edu>
Date: Sunday, June 22, 2025 at 10:23
AM
To: hma AT bnl.gov <hma AT bnl.gov>, usatlas-hllhc-lartl2l3-l AT lists.bnl.gov <usatlas-hllhc-lartl2l3-l AT lists.bnl.gov>
Subject: Re: [[Usatlas-hllhc-lartl2l3-l] ] draft slides posted for LAr L2 talk at NSF review


Hi Tim, all,

        I have been looking more closely at comparing the Columbia and UT
Austin branches of the working schedule.  Some observations and
conclusions are given below.
                John

- both have the PRR in June 2025, which will actually happen.  So far,
so good!

- I remember now that the Columbia and UT Austin roles in the QC testing
phase are NOT in fact the same.  Years ago we thought Columbia might do
some "functional" tests, followed by detailed performance QC tests at
Austin. Therefore, the Columbia tasks should (and do) finish before the
corresponding Austin tasks

- In the end, we (for good reasons) simplified the plan and have all the
testing done in Austin, so the timeline of the Columbia tasks is no
longer really relevant.  We also primed the production+packaging, so all
packaged chips are already in hand (compared to the original plan where
they were being delivered in batches as the testing was already underway)

- this means the relevant timing is the Austin timing, which is the one
Hong pointed to, and which ends in May 2027.  That is VERY late!

- I note that the PRR is in June 2025, as it will be.  The "Shipping
50%" is then at the end of Jan. 2026, meaning it takes ~7 months to test
the first half (and this includes 3 months after PRR to "implement PRR
recommendations" before restarting testing in Oct. 2025.  Even assuming
a full 7 months to get the other 50% tested, that would end around Aug.
2026.  Instead, it does not end until May 2027, an another 9 months later!

        Regards,
                John

On 6/22/25 10:20 AM, John Parsons wrote:
>
> Hi Hong, all,
>
>      Thanks for the comments, which I have implemented.  Concerning the
> ADC schedule, I tried to use the working schedule (wjocj IO donloaded
> from IPD and attach) for all dates.  Looking more closely now, I see
> what happened:
>
> - since both Columbia and UT Austin work on ADC, the plan always had a
> set of more or less duplicated tasks for Columbia (6.4.1.1) and Austin
> (6.4.1.2).
>
> As an example, each L4 has a task called "Milestone: Production Complete
> - ASICS".  For Columbia, this is taskID FEE10780, whereas for Austin it
> is taskID FEE20940.
>
> These pairs of tasks were intended to occur at the SAME time, and this
> is how the schedule was originally built.  However, something has gotten
> badly "broken" in P6.  The Columbia date is by now 10-Jun-26, whereas
> the Austin date is now 05-May-27; a full 11 months later!!
>
>      This is clearly a "bug", and I am sure Tim does not expect to take
> almost 2 years from now to test his 40k chips! As an estimate, at their
> current QC rate of 7 minutes per chip, it would take 195 days of 24:7
> operation to test all the chips.  Building in some inefficiencies (eg.
> take average of only 20 days of operation per month), that would be a
> bit less than 10 calendar months.  So, the June 26 date seems more or
> less reasonable, whereas May 2027 is not.
>
>      Tim and I need to go line-by-line through the relevant parts of P6
> and figure out what has gone wrong, and how to "fix" it.
>
>      Regards,
>          John
>
> On 6/21/25 11:11 PM, Ma, Hong wrote:
>> Hi John,
>>
>>                  A few comments:
>>
>> Slide 11: “In schedule, all ADC QC tests will be complete by mid-2026”
>>                      The working schedule actually shows the
>> completion in May 2027.  It is misleading to just mention the baseline
>> schedule.
>>
>> Slide 14: it would be nice to point to the picture where the LSB2s
>> are, just like you did on slide 13 for ALFE and COLUTA
>>
>> Slide 26: Under 6.4.3 BE Electronics
>>
>> “Hold FEB2 FDR and launch preproduction”
>>
>> •
>>
>> “Hold STRM FDR and launch preproduction”
>>
>>
>> Slide 27: Last bullet. For PRRs it is probably better to say mid-2026,
>> rather than early 2026.
>>
>> Slide 30: “FY26 will see the completion of the scope in 6.4.1”.  See
>> the comment on Slide 11.
>>
>>                  Tim should comment on the ADC QC test schedule in the
>> working schedule. If it is true that the last ADC will be delivered in
>> May 2027, it may get very close to the critical path.
>>
>>                  Best,
>>
>>                  Hong.
>>
>>
>> From: usatlas-hllhc-lartl2l3-l-request AT lists.bnl.gov <usatlas-hllhc-
>> lartl2l3-l-request AT lists.bnl.gov> on behalf of John Parsons
>> <parsons AT nevis.columbia.edu>
>> Date: Saturday, June 21, 2025 at 6:15
PM
>> To: usatlas-hllhc-lartl2l3-l AT lists.bnl.gov <usatlas-hllhc-lartl2l3-
>> l AT lists.bnl.gov>
>> Subject: [[Usatlas-hllhc-lartl2l3-l] ] draft slides posted for LAr L2
>> talk at NSF review
>>
>> Hi all,
>>
>>          I have posted a draft of my slides for my LAr L2 presentation
>> for the
>> upcoming NSF review on the Indico page for our meeting yesterday
>> (https://indico.bnl.gov/event/28689/   ). Comments are welcome.
>>
>>          Regards,
>>                  John
>> --
>> ______________________________________________________________________
>>
>> John Parsons
>> Nevis Labs,              Email: parsons AT nevis.columbia.edu
>>    Columbia University   Phone: (914) 591-2820
>> P.O. Box 137            Fax: (914) 591-8120
>> Irvington, NY 10533     WWW:
https://urldefense.com/v3/__http://
>>
https://urldefense.com/v3/__http://www.nevis.columbia.edu/*parsons/__;fg!!P4SdNyxKAPE!GxE-__;Kg!!P4SdNyxKAPE!CGdAXd5A9XBiTazFDEwBO0oAikDgLlWZKRGGI3SdNYR0-9sCzvtOTON9Dpipbg8xDeDnrqQ5LO1Ub4DhZylQG-HGNAYtLRP7ZfvdEXpw1crUKA$ 
>> combZ3VgnOE4o_b8_l3RB-enxd37z8Cp8CBTWNUDLGf75zZRUMLpZmslKRc-jFf44Tu2-
>> rG1qXeSHQ1vL04Dcmf6u2O07_olW5R-sQa58w$<https://urldefense.com/v3/
>> __https://urldefense.com/v3/__http://www.nevis.columbia.edu/*parsons/__;fg!!P4SdNyxKAPE!GxE-__;Kg!!P4SdNyxKAPE!CGdAXd5A9XBiTazFDEwBO0oAikDgLlWZKRGGI3SdNYR0-9sCzvtOTON9Dpipbg8xDeDnrqQ5LO1Ub4DhZylQG-HGNAYtLRP7ZfvdEXpw1crUKA$ 
>> combZ3VgnOE4o_b8_l3RB-enxd37z8Cp8CBTWNUDLGf75zZRUMLpZmslKRc-jFf44Tu2-
>> rG1qXeSHQ1vL04Dcmf6u2O07_olW5R-sQa58w$>
>>
>> ______________________________________________________________________
>

--
______________________________________________________________________

John Parsons
Nevis Labs,              Email: parsons AT nevis.columbia.edu
  Columbia University   Phone: (914) 591-2820
P.O. Box 137            Fax: (914) 591-8120
Irvington, NY 10533     WWW:
https://urldefense.com/v3/__http://www.nevis.columbia.edu/*parsons/__;fg!!P4SdNyxKAPE!CGdAXd5A9XBiTazFDEwBO0oAikDgLlWZKRGGI3SdNYR0-9sCzvtOTON9Dpipbg8xDeDnrqQ5LO1Ub4DhZylQG-HGNAYtLRP7ZfvdEXoHvPb7jQ$       

______________________________________________________________________




Archive powered by MHonArc 2.6.24.

Top of Page