Skip to Content.
Sympa Menu

eic-projdet-pfrich-l - Re: [Eic-projdet-pfrich-l] pfRICH services sanity check

eic-projdet-pfrich-l AT lists.bnl.gov

Subject: ePIC pfRICH mailing list

List archive

Chronological Thread  
  • From: "Kiselev, Alexander" <ayk AT bnl.gov>
  • To: "Aschenauer, Elke" <elke AT bnl.gov>
  • Cc: "eic-projdet-pfrich-l AT lists.bnl.gov" <eic-projdet-pfrich-l AT lists.bnl.gov>
  • Subject: Re: [Eic-projdet-pfrich-l] pfRICH services sanity check
  • Date: Fri, 11 Nov 2022 15:45:44 +0000

  Thank you Elke,

  this is exactly what I wanted to hear. We first assume that we can live with the individual cables (say, for HV this would be the thinnest 3kV-rated ones, five per HRPPD tile), one fiber per ASIC, and LV/cooling requirements matching some hypothetic power hungry electronics, as a worst case scenario. Then we start optimizing things, at a later stage. Correct?

  Regards,
    Alexander.






From: Aschenauer, Elke
Sent: Friday, November 11, 2022 10:33 AM
To: Kiselev, Alexander
Cc: Aschenauer, Elke; eic-projdet-pfrich-l AT lists.bnl.gov
Subject: Re: pfRICH services sanity check

Alexander,

thank you for filling the form and the comments, I agree with them, but nevertheless it would be so nice to once get something positive, 
to define patch panels or HV distribution boards and so on one needs first to know what one needs, this is what we are collecting and then we optimize based on the info.
This is not even version 0, and yes absolutely things depend on the readout electronics choice no doubt. 
But as you saw from the talk yesterday evening we will also work on this in parallel.
It would be wonderful if all would be know but it is not.
It is obvious from what we have right now, we need to use HV distribution boards, but the question where they can be located is also not easy.

Cheers elke


On Nov 11, 2022, at 10:10, Kiselev, Alexander <ayk AT bnl.gov> wrote:

  Dear Elke,

  I populated a "services wish list" backbone for pfRICH, and we will now proceed with the TBD items:

 I was wondering though, what are the sanity boundaries for these numbers. I mean at which point one should start worrying about a sheer quantity of the HV/LV/fiber connections, and grouping them into HV dividers, LV distribution panels and ASIC backplane concentrators?

  Another question is: which electronics should we take as a reference? Apparently almost everything in this table will depend on this choice, with numbers being different potentially by a factor of 1-10, easily (channel count per ASIC, mW/ch, etc).  

  Regards,
    Alexander.

Note: Please do not feel obligated to respond to this message outside of your work hours.

 ( `,_' )+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-
  )    `\                                                      +
 /    '. |        Elke-Caroline Aschenauer  (she/her/hers)      =
 |       `,                                                      -
  \,_  `-/        Brookhaven National Lab                         +
  ,&&&&&V         Physics Dept.,            25 Corona Road         =
 ,&&&&&&&&:       Bldg. 510 /2-195          Rocky Point, NY,        -
,&&&&&&&&&&;      20 Pennsylvania Avenue                 11778       +
|  |&&&&&&&;\     Upton, NY 11973                                     =
|  |       :_) _  Tel.:  001-631-344-4769   Tel.:   +1-631-569-4290    -
|  |       ;--' |                           Cell-USA:  +1-757-2565224   +
'--'   `-.--.   |                           Cell-Europe: +49152220025211 =
   \_    |  |—‘                                                           -
     `-._\__/     Mail: elke AT bnl.gov        elke.caroline AT me.com           +
            +=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=-+=






Archive powered by MHonArc 2.6.24.

Top of Page