Skip to Content.
Sympa Menu

usatlas-hllhc-l2deputymgmt-nsf-l - Re: [Usatlas-hllhc-l2deputymgmt-nsf-l] Delay to get additional chips?

usatlas-hllhc-l2deputymgmt-nsf-l AT lists.bnl.gov

Subject: U.S. ATLAS HL-LHC Upgrade Level 2 and Deputies-NSF only Management Mailing List

List archive

Chronological Thread  
  • From: Gustaaf Brooijmans <gustaaf.brooijmans AT cern.ch>
  • To: Timothy Robert Andeen <timothy.robert.andeen AT cern.ch>
  • Cc: "Usatlas-hllhc-l2deputymgmt-nsf-l AT lists.bnl.gov" <Usatlas-hllhc-l2deputymgmt-nsf-l AT lists.bnl.gov>
  • Subject: Re: [Usatlas-hllhc-l2deputymgmt-nsf-l] Delay to get additional chips?
  • Date: Wed, 26 Oct 2022 07:21:22 +0000


Hi Tim,

I think the question is whether TSMC has the 4 wafers available or not.  The likely answer is yes; they always make more during MPW runs.  If they have to produce them it will not be faster than the preproduction run.

It is almost certainly untrue that packaging will be faster for the extra die than from engineering run wafers.  JCET certainly prefers to work directly from wafers because that’s their production setup.  Removing die from gel packs is manual work.  That said, I’m not opposed to this BCP.  $60k to potentially save a couple of months seems worth it.

Best,

Gustaaf

On Oct 25, 2022, at 11:43 PM, Tim Andeen <timothy.robert.andeen AT cern.ch> wrote:

Hi Gustaaf, 

Mike also asked a related question in the meeting. Kostas says 3 mo. lead time in an email, but I don’t have a firm date. I’m checking with Kostas+Cinzia now as we’re trying to start the purchase order. 

The other piece of this is the pre-production run. Kostas has said that we should plan at least 4 mo. to get wafers, but also no guarantees. There we are in touch with imec now and aiming for Nov 15. I think there is a good chance that, if we work quickly, we get the CV4 chips 1-2 months ahead of the preproduction wafers. I also expect that since JCET recently did this for the ALFE we could go from CV4 dice -> prototype BGA packages faster than the pre-production wafers -> prototype BGA packages.  

Best, Tim


__________________________________________________
Tim ANDEEN | Associate Professor | Department of Physics     
College of Natural Sciences | The University of Texas at Austin
tandeen AT utexas.edu | tandeen.web.cern.ch
office (TX) PMA 10.208 | (CERN)  304/1-024
ph (TX):  +1 512 475-9575 | (CERN): +41 (0)22 76 758 14
__________________________________________________


On Oct 25, 2022 at 1:24:02 PM, Gustaaf Brooijmans <gustaaf.brooijmans AT cern.ch> wrote:

Hi Tim,

Neither your slides nor the quote give a timeline to get the additional 400 chips.  Do you have a firm date if you put in the order soon?

Thx

Gustaaf
_______________________________________________
Usatlas-hllhc-l2deputymgmt-nsf-l mailing list
Usatlas-hllhc-l2deputymgmt-nsf-l AT lists.bnl.gov
https://lists.bnl.gov/mailman/listinfo/usatlas-hllhc-l2deputymgmt-nsf-l




Archive powered by MHonArc 2.6.24.

Top of Page