Skip to Content.
Sympa Menu

star-fst-l - Re: [Star-fst-l] T-Board V2.1 Assembly (Cable Pinout/Schematic Questions)

star-fst-l AT lists.bnl.gov

Subject: Star-fst-l mailing list

List archive

Chronological Thread  
  • From: flemming videbaek <videbaek AT bnl.gov>
  • To: "Capotosto, Michael" <capotosto AT bnl.gov>
  • Cc: "star-fst-l AT lists.bnl.gov" <star-fst-l AT lists.bnl.gov>
  • Subject: Re: [Star-fst-l] T-Board V2.1 Assembly (Cable Pinout/Schematic Questions)
  • Date: Thu, 17 Oct 2019 11:45:19 -0400

Hi

Would it be possible to have a meeting (remote) on this tomorrow Friday pref in the morning.
 - I would like to understand
a) what went wrong here (my interpretaation of mike e-mail)
b) what is the corret design
c) who/when will it be done
c) signoff before we proceed as its clearly not ready for production.

best Flemming

PS currently on way back fom DNP



Flemming Videbaek
senior scientist
videbaek @ bnl.gov
Brookhaven National Lab
Physics Department
Bldg 510D
Upton, NY 11973

phone: 631-344-4106
cell     :  631-681-1596






On Oct 17, 2019, at 11:37, Capotosto, Michael <capotosto AT bnl.gov> wrote:

Zhenyu and All, 
 
Not sure who to address this to - I've asked the vendor to hold off on putting the test stand cables on the T-board, as I've noticed some discrepancies.
 
The attached Excel spreadsheet from Steve Valentino was used when ordering the test stand cables. Each wire/pair is labeled using the "Via Ref Des" column, in column "G", which corresponds to the D-Sub connector pin listed in column A.
 
When compared to the schematic for T-Board V2.0 the Via Ref Des is incorrect - the correct values according to the schematic are listed in Column I. This affected only OUT0 through OUT3. They are in reverse order, and some also have polarity reversed. This affects the first V2.0 test T-Boards we assembled.
 
Zhenyu, I believe these were sent to you, if so just be aware.  
 
When compared to the T-Board V2.1 the Via Ref Des is incorrect - the correct values according to the schematic are listed in Column J. This affected only OUT0 through OUT2. OUT3 is correctly labeled. OUT0 through OUT2 all have polarity reversed.
 
I do not know the reason for the Via Ref Des changes between schematic/pcb revisions, or why the spreadsheet appears incorrect for both V2.0 and V2.1. 
 
I would appreciate it if someone could tell me if my assumption regarding the correct labeling for the cable should be what I’ve listed in Column J, and if not let me know what it should be.
 
 
Thank you,
 
Mike Capotosto
 
<FST_Inner_cable_Test_Stand_Version_5MAr19_EDIT_10-17-2019.pdf><FST_Inner_cable_Test_Stand_Version_5MAr19_EDIT_10-17-2019.xlsx><T-Board_v2_1.pdf><T-Board_v2_sch.pdf>_______________________________________________
Star-fst-l mailing list
Star-fst-l AT lists.bnl.gov
https://lists.bnl.gov/mailman/listinfo/star-fst-l




Archive powered by MHonArc 2.6.24.

Top of Page