Skip to Content.
Sympa Menu

eic-projdet-pfrich-electronics-l - Re: [Eic-projdet-pfrich-electronics-l] Temperature monitoring in V0 & V1

eic-projdet-pfrich-electronics-l AT lists.bnl.gov

Subject: ePIC pfRICH electronics mailing list

List archive

Chronological Thread  
  • From: "Cacace, Daniel" <dcacace AT bnl.gov>
  • To: nagy g <hunagabo AT gmail.com>, "Kiselev, Alexander" <ayk AT bnl.gov>
  • Cc: "Camarda, Timothy via Eic-projdet-pfrich-electronics-l" <eic-projdet-pfrich-electronics-l AT lists.bnl.gov>
  • Subject: Re: [Eic-projdet-pfrich-electronics-l] Temperature monitoring in V0 & V1
  • Date: Wed, 29 Nov 2023 01:06:56 +0000

Hi Alexander and Gabor,

I would agree, I don't think sensors on the bottom of the FPGA board will be sufficient to measure the temp of the ASIC board. If I understand correctly, the plan is to have one sensor for the FPGA and an additional remote sensor for the ASICs, per FPGA board or 4 sensors per module, correct?

Thanks,
Dan Cacace
sPHENIX & ePIC
Physics Department
Office: 631.344.2197
dcacace AT bnl.gov

From: Eic-projdet-pfrich-electronics-l <eic-projdet-pfrich-electronics-l-bounces AT lists.bnl.gov> on behalf of Kiselev, Alexander via Eic-projdet-pfrich-electronics-l <eic-projdet-pfrich-electronics-l AT lists.bnl.gov>
Sent: Tuesday, November 28, 2023 1:40 PM
To: nagy g <hunagabo AT gmail.com>
Cc: Camarda, Timothy via Eic-projdet-pfrich-electronics-l <eic-projdet-pfrich-electronics-l AT lists.bnl.gov>
Subject: Re: [Eic-projdet-pfrich-electronics-l] Temperature monitoring in V0 & V1
 
  Hi Gabor,

  Sorry, I did not pay enough attention. Then I'd say 1820 is preferred, and we mount a couple of sensors at various places in the assembly. Daniel?

  Cheers,
    Alexander.


From: nagy g <hunagabo AT gmail.com>
Sent: Tuesday, November 28, 2023 1:14 PM
To: Kiselev, Alexander <ayk AT bnl.gov>
Cc: Camarda, Timothy via Eic-projdet-pfrich-electronics-l <eic-projdet-pfrich-electronics-l AT lists.bnl.gov>
Subject: Re: Temperature monitoring in V0 & V1
 
Hi Alexander,

If we can place the sensor(s) to the (bottom side of) PCB, then I would use a different package, like WSON (eg.: TMP1826, https://www.ti.com/product/TMP1826 ). That is easier to mount and much smaller.
The sensor what I mentioned earlier in TO92 package has an option to place easily further away from the board, like directly gluing to the sensor board and connect with a cable to the FPGA board.
I am not sure if that needed, just wanted to clarify.

Best regards, gabor


Kiselev, Alexander <ayk AT bnl.gov> ezt írta (időpont: 2023. nov. 28., K, 17:57):
  Hi Daniel,

  can you confirm we use a couple of these (on board ones) in this first iteration, and be happy?
I'd suggest to place them on the bottom side of the FPGA board, so that one can establish a direct contact to the ASIC board cold plate. The rest is a matter of a calibration of how much the temperature of these sensors is different from any other spots on the assembly.

  Cheers,
    Alexander.



From: nagy g <hunagabo AT gmail.com>
Sent: Tuesday, November 28, 2023 10:55 AM
To: Kiselev, Alexander <ayk AT bnl.gov>
Cc: Camarda, Timothy via Eic-projdet-pfrich-electronics-l <eic-projdet-pfrich-electronics-l AT lists.bnl.gov>
Subject: Re: Temperature monitoring in V0 & V1
 
Hi Alexander,

(1) I can add this type of sensor with a minimal effort if this one is acceptable (new low voltage version of the 1820): https://www.ti.com/product/TMP1820
This is one small terminal on the board, and you can add several sensor to the same bus (with a quite good accuracy). It need a bit of FPGA coding but not a nightmare to use.

(2) I need a bit of time but I will send a picture with the marked hot spots today.

Br, gabor



Kiselev, Alexander <ayk AT bnl.gov> ezt írta (időpont: 2023. nov. 27., H, 21:20):
  Hi Gabor,

  There are few remaining questions related to the temperature monitoring in this V0 iteration:

  (1) can we add at least one permanently mounted temperature sensor (on the FPGA board), provisions to attach at least one remote sensor (placed next to one of the ASICs), and some minimal I2C circuitry to handle those by FPGA, in order to get a feeling of how this all will look in V1?

  (2) can you point Daniel to other expected hot spots on the FPGA board (say related to power convertors, ethernet-related circuitry, etc)?

  Also, Christophe, Pierrick: remind us please, what is the safe temperature range we are going to operate the ASICs?

  Cheers,
    Alexander.




Archive powered by MHonArc 2.6.24.

Top of Page